Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
59.689 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • CAP - Grup de Computació d'Altes Prestacions
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • CAP - Grup de Computació d'Altes Prestacions
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

ITCA: Inter-Task Conflict-Aware CPU accounting for CMPs

Thumbnail
View/Open
05260539.pdf (437,2Kb)
Share:
 
 
10.1109/PACT.2009.33
 
  View Usage Statistics
Cita com:
hdl:2117/105237

Show full item record
Luque, Carlos
Moreto Planas, MiquelMés informacióMés informacióMés informació
Cazorla, Francisco
Gioiosa, Roberto
Buyuktosunoglu, Alper
Valero Cortés, MateoMés informacióMés informacióMés informació
Document typeConference report
Defense date2009
PublisherIEEE Computer Society
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
Chip-MultiProcessor (CMP) architectures are becoming more and more popular as an alternative to the traditional processors that only extract instruction-level parallelism from an application. CMPs introduce complexities when accounting CPU utilization. This is due to the fact that the progress done by an application during an interval of time highly depends on the activity of the other applications it is co-scheduled with. In this paper, we identify how an inaccurate measurement of the CPU utilization affects several key aspects of the system like the application scheduling or the charging mechanism in data centers. We propose a new hardware CPU accounting mechanism to improve the accuracy when measuring the CPU utilization in CMPs and compare it with the previous accounting mechanisms. Our results show that currently known mechanisms lead to a 19 % average error when it comes to CPU utilization accounting. Our proposal reduces this error to less than 1 % in a modeled 4-core processor system.
CitationLuque, C., Moreto, M., Cazorla, F., Gioiosa, R., Buyuktosunoglu, A., Valero, M. ITCA: Inter-Task Conflict-Aware CPU accounting for CMPs. A: International Conference on Parallel Architectures and Compilation Techniques. "18th International Conference on Parallel Architectures and Compilation Techniques. PACT 2009: proceedings". Raleigh, North Carolina: IEEE Computer Society, 2009, p. 203-213. 
URIhttp://hdl.handle.net/2117/105237
DOI10.1109/PACT.2009.33
ISBN978-0-7695-3771-9
Publisher versionhttp://ieeexplore.ieee.org/document/5260539/
Collections
  • CAP - Grup de Computació d'Altes Prestacions - Ponències/Comunicacions de congressos [782]
  • Departament d'Arquitectura de Computadors - Ponències/Comunicacions de congressos [1.847]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
05260539.pdf437,2KbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Privacy Settings
  • Inici de la pàgina