Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

58.763 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • AHA - Advanced Hardware Architectures Group
  • Articles de revista
  • View Item
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • AHA - Advanced Hardware Architectures Group
  • Articles de revista
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Performance evaluation and scaling of a multiprocessor architecture emulating complex SNN algorithms

Thumbnail
View/Open
Performance evaluation and scaling of a multiprocessor architecture ....pdf (713,8Kb) (Restricted access)   Request copy 

Què és aquest botó?

Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:

  • Disposem del correu electrònic de l'autor
  • El document té una mida inferior a 20 Mb
  • Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Share:
 
  View Usage Statistics
Cita com:
hdl:2117/10521

Show full item record
Sánchez Rivera, Giovanny
Madrenas Boadas, JordiMés informacióMés informacióMés informació
Moreno Aróstegui, Juan ManuelMés informacióMés informacióMés informació
Document typeArticle
Defense date2010-09
PublisherSpringer Verlag
Rights accessRestricted access - publisher's policy
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
The performance analysis of an efficient multiprocessor architecture that allows accelerating the emulation of large-scale Spiking Neural Networks (SNNs) is reported. After describing the architecture and the complex SNN algorithm mapping, the performance study demonstrates that the system can emulate up to 10,000 300-synapse neurons in real time at 64 MHz with conventional FPGAs. Important improvements can be achieved by using advanced technology and increased clock rate or by means of simple architecture modifications. The architecture is flexible enough to be efficiently applied to any SNN model in general.
CitationSanchez, G.; Madrenas, J.; Moreno, J. Performance evaluation and scaling of a multiprocessor architecture emulating complex SNN algorithms. "Lecture Notes in Computer Science", Setembre 2010, vol. Special ICES 2010, núm. 6274, p. 145-156. 
URIhttp://hdl.handle.net/2117/10521
Collections
  • AHA - Advanced Hardware Architectures Group - Articles de revista [34]
  • Departament d'Enginyeria Electrònica - Articles de revista [1.587]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
Performance eva ... essor architecture ....pdfBlocked713,8KbPDFRestricted access

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina