An ultra low-power hardware accelerator for automatic speech recognition
Tipus de documentText en actes de congrés
Condicions d'accésAccés obert
Automatic Speech Recognition (ASR) is becoming increasingly ubiquitous, especially in the mobile segment. Fast and accurate ASR comes at a high energy cost which is not affordable for the tiny power budget of mobile devices. Hardware acceleration can reduce power consumption of ASR systems, while delivering high-performance. In this paper, we present an accelerator for large-vocabulary, speaker-independent, continuous speech recognition. It focuses on the Viterbi search algorithm, that represents the main bottleneck in an ASR system. The proposed design includes innovative techniques to improve the memory subsystem, since memory is identified as the main bottleneck for performance and power in the design of these accelerators. We propose a prefetching scheme tailored to the needs of an ASR system that hides main memory latency for a large fraction of the memory accesses with a negligible impact on area. In addition, we introduce a novel bandwidth saving technique that removes 20% of the off-chip memory accesses issued during the Viterbi search. The proposed design outperforms software implementations running on the CPU by orders of magnitude and achieves 1.7x speedup over a highly optimized CUDA implementation running on a high-end Geforce GTX 980 GPU, while reducing by two orders of magnitude (287x) the energy required to convert the speech into text.
CitacióYazdani, R., Segura, A., Arnau, J., González, A. An ultra low-power hardware accelerator for automatic speech recognition. A: Annual IEEE/ACM International Symposium on Microarchitecture. "Proceedings of the 49th IEEE/ACM Symposium on Microarchitecture". Taipei: IEEE Press, 2016, p. 580-591.
Versió de l'editorhttp://ieeexplore.ieee.org/document/7783750/