Design and implementation of a fair credit-based bandwidth sharing scheme for buses
Document typeConference lecture
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
Fair arbitration in the access to hardware shared resources is fundamental to obtain low worst-case execution time (WCET) estimates in the context of critical real-time systems, for which performance guarantees are essential. Several hardware mechanisms exist for managing arbitration in those resources (buses, memory controllers, etc.). They typically attain fairness in terms of the number of slots each contender (e.g., core) gets granted access to the shared resource. However, those policies may lead to unfair bandwidth allocations for workloads with contenders issuing short requests and contenders issuing long requests. We propose a Credit-Based Arbitration (CBA) mechanism that achieves fairness in the cycles each core is granted access to the resource rather than in the number of granted slots. Furthermore, we implement CBA as part of a LEON3 4-core processor for the Space domain in an FPGA proving the feasibility and good performance characteristics of the design by comparing it against other arbitration schemes.
CitationSlijepcevic, M. [et al.]. Design and implementation of a fair credit-based bandwidth sharing scheme for buses. A: Design, Automation & Test in Europe Conference & Exhibition (DATE), Lausanne, Switzerland, Switzerland, 27-31 March 2017. "2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)". Institute of Electrical and Electronics Engineers (IEEE), 2017, p. 926-929.
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder