Mostra el registre d'ítem simple
Power-efficient spilling techniques for chip multiprocessors
dc.contributor.author | Herrero Abellanas, Enric |
dc.contributor.author | González, José |
dc.contributor.author | Canal Corretger, Ramon |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2010-11-29T08:41:05Z |
dc.date.available | 2010-11-29T08:41:05Z |
dc.date.created | 2010 |
dc.date.issued | 2010 |
dc.identifier.citation | Herrero, E.; González, J.; Canal, R. Power-efficient spilling techniques for chip multiprocessors. A: International Conference on Parallel and Distributed Computing. "16th. International Conference on Parallel and Distributed Computing". Ischia: Springer Verlag, 2010, p. 256-267. |
dc.identifier.uri | http://hdl.handle.net/2117/10434 |
dc.description.abstract | Current trends in CMPs indicate that the core count will increase in the near future. One of the main performance limiters of these forthcoming microarchitectures is the latency and high-demand of the on-chip network and the off-chip memory communication. To optimize the usage of on-chip memory space and reduce off-chip traffic several techniques have proposed to use the N-chance forwarding mechanism, a solution for distributing unused cache space in chip multiprocessors. This technique, however, can lead in some cases to extra unnecessary network traffic or inefficient cache allocation. This paper presents two alternative power-efficient spilling methods to improve the efficiency of the N-chance forwarding mechanism. Compared to traditional Spilling, our Distance-Aware Spilling technique provides an energy efficiency improvement (MIPS3/W) of 16% on average, and a reduction of the network usage of 14% in a ring configuration while increasing performance 6%. Our Selective Spilling technique is able to avoid most of the unnecessary reallocations and it doubles the reuse of spilled blocks, reducing network traffic by an average of 22%. A combination of both techniques allows to reduce the network usage by 30% on average without degrading performance, allowing a 9% increase of the energy efficiency. |
dc.format.extent | 12 p. |
dc.language.iso | eng |
dc.publisher | Springer Verlag |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles |
dc.subject.lcsh | Cache storage |
dc.subject.lcsh | Microprocessor chips |
dc.subject.lcsh | Multiprocessing system |
dc.subject.lcsh | Power aware computing |
dc.title | Power-efficient spilling techniques for chip multiprocessors |
dc.type | Conference report |
dc.subject.lemac | Processament en paral·lel (Ordinadors) |
dc.contributor.group | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.identifier.doi | 10.1007/978-3-642-15277-1_25 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://www.springerlink.com/content/h355h2r488u3/#section=761352 |
dc.rights.access | Restricted access - publisher's policy |
local.identifier.drac | 3122226 |
dc.description.version | Postprint (published version) |
local.citation.author | Herrero, E.; González, J.; Canal, R. |
local.citation.contributor | International Conference on Parallel and Distributed Computing |
local.citation.pubplace | Ischia |
local.citation.publicationName | 16th. International Conference on Parallel and Distributed Computing |
local.citation.startingPage | 256 |
local.citation.endingPage | 267 |