Mostra el registre d'ítem simple
Chip level simulation of the downlink in UTRA-FDD
dc.contributor.author | Olmos Bonafé, Juan José |
dc.contributor.author | Ruiz Boqué, Sílvia |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament de Teoria del Senyal i Comunicacions |
dc.date.accessioned | 2017-04-28T13:45:04Z |
dc.date.available | 2017-04-28T13:45:04Z |
dc.date.issued | 2000 |
dc.identifier.citation | Olmos, J., Ruiz, S. Chip level simulation of the downlink in UTRA-FDD. A: IEEE International Symposium on Personal Indoor and Mobile Radio Communications. "The 11th IEEE International Symposium on Personal Indoor and Mobile Radio Communications. Proceedings". Londres: Institute of Electrical and Electronics Engineers (IEEE), 2000, p. 1469-1473. |
dc.identifier.isbn | 0-7803-6463-5 |
dc.identifier.uri | http://hdl.handle.net/2117/103856 |
dc.description.abstract | The specifications of UMTS Terrestrial Radio Access (UTRA) for the physical layer of the downlink make use of orthogonal variable spreading factor (OVSF) codes to preserve the orthogonality between downlink channels of different rates and spreading factors. This technique minimises the downlink intra-cell interference. In order to control the inter-cell interference, every base station multiplies the global downlink signal with a cell specific Gold code (scrambling code). Then, while the inter-cell interference may be modelled using the Gaussian hypothesis (that is: replacing the real interference with a Gaussian noise of the same power), the intra-cell interference requires detailed chip level simulations. In this paper we present results of a chip level simulation of the downlink UTRA physical layer. The objective is to evaluate the raw (uncoded) mean bit error rate (BER) of the system in a realistic environment and conditions. Then, by knowing the BER requirements of the different services, one can easily obtain the maximum capacity in terms of simultaneous connections at any combination of bit rates. |
dc.format.extent | 5 p. |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.subject | Àrees temàtiques de la UPC::Enginyeria de la telecomunicació |
dc.subject.lcsh | Telecommunication |
dc.subject.other | Interference suppression |
dc.subject.other | Gaussian noise |
dc.subject.other | Radiofrequency interference |
dc.subject.other | Cellular radio |
dc.subject.other | Radio access networks |
dc.subject.other | Frequency division multiplexing |
dc.subject.other | Channel coding |
dc.subject.other | Error statistics |
dc.title | Chip level simulation of the downlink in UTRA-FDD |
dc.type | Conference report |
dc.subject.lemac | Telecomunicació |
dc.contributor.group | Universitat Politècnica de Catalunya. GRCM - Grup de Recerca en Comunicacions Mòbils |
dc.identifier.doi | 10.1109/PIMRC.2000.881662 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://ieeexplore.ieee.org/document/881662/ |
dc.rights.access | Open Access |
local.identifier.drac | 2328367 |
dc.description.version | Postprint (published version) |
local.citation.author | Olmos, J.; Ruiz, S. |
local.citation.contributor | IEEE International Symposium on Personal Indoor and Mobile Radio Communications |
local.citation.pubplace | Londres |
local.citation.publicationName | The 11th IEEE International Symposium on Personal Indoor and Mobile Radio Communications. Proceedings |
local.citation.startingPage | 1469 |
local.citation.endingPage | 1473 |