Mostra el registre d'ítem simple

dc.contributor.authorOlmos Bonafé, Juan José
dc.contributor.authorRuiz Boqué, Sílvia
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament de Teoria del Senyal i Comunicacions
dc.date.accessioned2017-04-28T13:45:04Z
dc.date.available2017-04-28T13:45:04Z
dc.date.issued2000
dc.identifier.citationOlmos, J., Ruiz, S. Chip level simulation of the downlink in UTRA-FDD. A: IEEE International Symposium on Personal Indoor and Mobile Radio Communications. "The 11th IEEE International Symposium on Personal Indoor and Mobile Radio Communications. Proceedings". Londres: Institute of Electrical and Electronics Engineers (IEEE), 2000, p. 1469-1473.
dc.identifier.isbn0-7803-6463-5
dc.identifier.urihttp://hdl.handle.net/2117/103856
dc.description.abstractThe specifications of UMTS Terrestrial Radio Access (UTRA) for the physical layer of the downlink make use of orthogonal variable spreading factor (OVSF) codes to preserve the orthogonality between downlink channels of different rates and spreading factors. This technique minimises the downlink intra-cell interference. In order to control the inter-cell interference, every base station multiplies the global downlink signal with a cell specific Gold code (scrambling code). Then, while the inter-cell interference may be modelled using the Gaussian hypothesis (that is: replacing the real interference with a Gaussian noise of the same power), the intra-cell interference requires detailed chip level simulations. In this paper we present results of a chip level simulation of the downlink UTRA physical layer. The objective is to evaluate the raw (uncoded) mean bit error rate (BER) of the system in a realistic environment and conditions. Then, by knowing the BER requirements of the different services, one can easily obtain the maximum capacity in terms of simultaneous connections at any combination of bit rates.
dc.format.extent5 p.
dc.language.isoeng
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)
dc.subjectÀrees temàtiques de la UPC::Enginyeria de la telecomunicació
dc.subject.lcshTelecommunication
dc.subject.otherInterference suppression
dc.subject.otherGaussian noise
dc.subject.otherRadiofrequency interference
dc.subject.otherCellular radio
dc.subject.otherRadio access networks
dc.subject.otherFrequency division multiplexing
dc.subject.otherChannel coding
dc.subject.otherError statistics
dc.titleChip level simulation of the downlink in UTRA-FDD
dc.typeConference report
dc.subject.lemacTelecomunicació
dc.contributor.groupUniversitat Politècnica de Catalunya. GRCM - Grup de Recerca en Comunicacions Mòbils
dc.identifier.doi10.1109/PIMRC.2000.881662
dc.description.peerreviewedPeer Reviewed
dc.relation.publisherversionhttp://ieeexplore.ieee.org/document/881662/
dc.rights.accessOpen Access
local.identifier.drac2328367
dc.description.versionPostprint (published version)
local.citation.authorOlmos, J.; Ruiz, S.
local.citation.contributorIEEE International Symposium on Personal Indoor and Mobile Radio Communications
local.citation.pubplaceLondres
local.citation.publicationNameThe 11th IEEE International Symposium on Personal Indoor and Mobile Radio Communications. Proceedings
local.citation.startingPage1469
local.citation.endingPage1473


Fitxers d'aquest items

Thumbnail

Aquest ítem apareix a les col·leccions següents

Mostra el registre d'ítem simple