Kilo-instruction processors: overcoming the memory wall
Tipus de documentArticle
Condicions d'accésAccés obert
Historically, advances in integrated circuit technology have driven improvements in processor microarchitecture and led to todays microprocessors with sophisticated pipelines operating at very high clock frequencies. However, performance improvements achievable by high-frequency microprocessors have become seriously limited by main-memory access latencies because main-memory speeds have improved at a much slower pace than microprocessor speeds. Its crucial to deal with this performance disparity, commonly known as the memory wall, to enable future high-frequency microprocessors to achieve their performance potential. To overcome the memory wall, we propose kilo-instruction processors-superscalar processors that can maintain a thousand or more simultaneous in-flight instructions. Doing so means designing key hardware structures so that the processor can satisfy the high resource requirements without significantly decreasing processor efficiency or increasing energy consumption.
CitacióCristal, A., Santana, O., Cazorla, F., Galluzzi, M., Ramirez, T., Pericas, M., Valero, M. Kilo-instruction processors: overcoming the memory wall. "IEEE micro", Maig 2005, vol. 25, núm. 3, p. 48-57.
Versió de l'editorhttp://ieeexplore.ieee.org/document/1463185/