Phase opposition disposition PWM strategy and hardware in the loop validation for a 3-SM modular multilevel converter
Rights accessOpen Access
This paper focuses on the carrier disposition Pulse Width Modulation (PWM) strategies for Modular Multilevel Converters (MMC). The authors propose a new Phase Opposition Disposition PWM (PODPWM) scheme applicable regardless of the converter’s sub-modules number. Moreover, a capacitor voltage sorting algorithm is synthesized aiming to ensure the converter’s balanced operation. Simulation re sults of a 3.6 MVA, 3-SM-MMC are presented and discussed. In addition, a Hardware In the Loop (HIL) validation of the proposed PODPWM has been made using Field Programmable Gate Array (FPGA) target. The actual power system (the 3-SM-MMC and the 3-phase RL load) is then replaced by its real-time emulator. The latter is interfaced to the PODPWM control under test and both are implemented and run altogether in the same Xilinx XC7Z020 Zynq FPGA device. The obtained real-time HIL emulation results are presented and compared to the offline simulation results.
CitationOuerdani, I., Dagbagi, M., Ben Abdelghani, A., Slama-Belkhodja, I., Montesinos-Miracle, D. Phase opposition disposition PWM strategy and hardware in the loop validation for a 3-SM modular multilevel converter. "Journal of electrical systems", 1 Gener 2017, vol. 13, núm. 1, p. 1-15.