Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

58.848 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • EPIC - Energy Processing and Integrated Circuits
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • EPIC - Energy Processing and Integrated Circuits
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

An output-capacitorless FVF-based low-dropout regulator for power management applications

Thumbnail
View/Open
Final Version of the Paper (1,554Mb) (Restricted access)   Request copy 

Què és aquest botó?

Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:

  • Disposem del correu electrònic de l'autor
  • El document té una mida inferior a 20 Mb
  • Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Share:
 
 
10.1109/INDIN.2016.7819169
 
  View Usage Statistics
Cita com:
hdl:2117/101898

Show full item record
Shirmohammadli, V.
Saberkari, Alireza
Martínez García, HerminioMés informacióMés informacióMés informació
Alarcón Cot, Eduardo JoséMés informacióMés informacióMés informació
Document typeConference report
Defense date2016
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessRestricted access - publisher's policy
Attribution-NonCommercial-NoDerivs 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-NoDerivs 3.0 Spain
Abstract
This paper presents an output-capacitorless low dropout (LDO) regulator based on improved flipped voltage follower power stage for use in power management circuits. A new error amplifier (EA) structure, named as gain-bandwidth enhanced EA, is embedded in the LDO regulator. The LDO regulator is designed for the input and output voltages of 1.2 V and 1 V, respectively. Fast transients, low overshoot and undershoot, and low quiescent current of 6 µA are achieved for the proposed circuit. The LDO regulator is designed for maximum load current of 50 mA, achieving the current and power efficiencies of 99.99% and 83.3%, respectively. Additionally, up to 131 pF capacitance is used in the proposed LDO structure. The proposed circuit is designed and verified in HSPICE in TSMC 0.18 µm mixed signal CMOS process.
CitationShirmohammadli, V., Saberkari, A., Martinez, H., Alarcon, E. An output-capacitorless FVF-based low-dropout regulator for power management applications. A: IEEE International Conference on Industrial Informatics. "2016 IEEE 14th International Conference on Industrial Informatics (INDIN): Palais des Congrès du Futuroscope, Futuroscope-Poitiers, France 19-21 July, 2016: proceedings". Futuroscope - Poitiers: Institute of Electrical and Electronics Engineers (IEEE), 2016, p. 258-263. 
URIhttp://hdl.handle.net/2117/101898
DOI10.1109/INDIN.2016.7819169
ISBN978-1-5090-2870-2
Collections
  • EPIC - Energy Processing and Integrated Circuits - Ponències/Comunicacions de congressos [353]
  • Departament d'Enginyeria Electrònica - Ponències/Comunicacions de congressos [1.626]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
0258-pf-007285.pdfBlockedFinal Version of the Paper1,554MbPDFRestricted access

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina