Mostra el registre d'ítem simple
Value prediction for speculative multithreaded architectures
dc.contributor.author | Marcuello Pascual, Pedro |
dc.contributor.author | Tubella Murgadas, Jordi |
dc.contributor.author | González Colás, Antonio María |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2017-02-23T14:06:40Z |
dc.date.available | 2017-02-23T14:06:40Z |
dc.date.issued | 1999 |
dc.identifier.citation | Marcuello, P., Tubella, J., González, A. Value prediction for speculative multithreaded architectures. A: Annual IEEE/ACM International Symposium on Microarchitecture. "32nd Annual International Symposium on Microarchitecture: Haifa, Israel, November 16-18, 1999: proceedings". Haifa: Institute of Electrical and Electronics Engineers (IEEE), 1999, p. 230-236. |
dc.identifier.isbn | 0-7695-0437-X |
dc.identifier.uri | http://hdl.handle.net/2117/101473 |
dc.description.abstract | The speculative multithreading paradigm (speculative thread-level parallelism) is based on the concurrent execution of control-speculative threads. The efficiency of microarchitectures that adopt this paradigm strongly depends on the performance of the control and data speculation techniques. While control speculation is used to predict the most effective points where a thread can be spawned, data speculation is required to eliminate the serialization imposed by inter-thread dependences. This work studies the performance of different value predictors for speculative multithreaded processors. We propose a value predictor, the increment predictor, and evaluate its performance for a particular microarchitecture that implements this execution paradigm (Clustered Speculative Multithreaded architecture). The proposed trace-oriented increment predictor clearly outperforms trace-adapted versions of the last value, stride and context-based predictors, specially for small-sized history tables. A 1-KB increment predictor achieves a 73% prediction accuracy and a performance that is just 13% lower than that of a perfect value predictor. |
dc.format.extent | 7 p. |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject.lcsh | Simultaneous multithreading processors |
dc.subject.lcsh | Parallel processing (Electronic computers) |
dc.subject.other | Parallel architectures |
dc.subject.other | Multi-threading |
dc.title | Value prediction for speculative multithreaded architectures |
dc.type | Conference report |
dc.subject.lemac | Multiprocessadors |
dc.subject.lemac | Processament en paral·lel (Ordinadors) |
dc.contributor.group | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.identifier.doi | 10.1109/MICRO.1999.809461 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://ieeexplore.ieee.org/document/809461/ |
dc.rights.access | Open Access |
local.identifier.drac | 2432841 |
dc.description.version | Postprint (published version) |
local.citation.author | Marcuello, P.; Tubella, J.; González, A. |
local.citation.contributor | Annual IEEE/ACM International Symposium on Microarchitecture |
local.citation.pubplace | Haifa |
local.citation.publicationName | 32nd Annual International Symposium on Microarchitecture: Haifa, Israel, November 16-18, 1999: proceedings |
local.citation.startingPage | 230 |
local.citation.endingPage | 236 |