Delaying physical register allocation trought virtual-physical registers
Tipus de documentText en actes de congrés
EditorInstitute of Electrical and Electronics Engineers (IEEE)
Condicions d'accésAccés obert
Register file access time represents one of the critical delays of current microprocessors, and it is expected to become more critical as future processors increase the instruction window size and the issue width. This paper presents a novel physical register management scheme that allows for a late allocation (at the end of execution) of registers. We show that it can provide significant savings in number of registers and thus, it can significantly shorten the register file access time. The approach is based on virtual-physical registers, which we presented in a previous work, extended with a new register allocation policy. This policy consists of an on-demand allocation in order to maximize the register usage, combined with a stealing mechanism that prevents older instruction from being delayed by younger ones. This shortens the average number of cycles that each physical register is allocated, and allows for an early execution of instructions since they can obtain a physical register for its destination earlier than with the conventional scheme. Early execution is especially beneficial for branches and memory operations, since the former can be resolved earlier and the latter can prefetch their data in advance.
CitacióMonreal, T., González, A., Valero, M., González, J., Viñals, V. Delaying physical register allocation trought virtual-physical registers. A: Annual IEEE/ACM International Symposium on Microarchitecture. "32nd Annual International Symposium on Microarchitecture: Haifa, Israel, November 16-18, 1999: proceedings". Haifa: Institute of Electrical and Electronics Engineers (IEEE), 1999, p. 186-192.
Versió de l'editorhttp://ieeexplore.ieee.org/document/809456/