Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

58.918 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • ARCO - Microarquitectura i Compiladors
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • ARCO - Microarquitectura i Compiladors
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

A unified modulo scheduling and register allocation technique for clustered processors

Thumbnail
View/Open
00953298.pdf (1,055Mb)
Share:
 
 
10.1109/PACT.2001.953298
 
  View Usage Statistics
Cita com:
hdl:2117/101361

Show full item record
Codina Viñas, Josep M.
Sánchez Navarro, F. Jesús
González Colás, Antonio MaríaMés informacióMés informacióMés informació
Document typeConference report
Defense date2001
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
This work presents a modulo scheduling framework for clustered ILP processors that integrates the cluster assignment, instruction scheduling and register allocation steps in a single phase. This unified approach is more effective than traditional approaches based on sequentially performing some (or all) of the three steps, since it allows optimizing the global code generation problem instead of searching for optimal solutions to each individual step. Besides, it avoids the iterative nature of traditional approaches, which require repeated applications of the three steps until a valid solution is found. The proposed framework includes a mechanism to insert spill code on-the-fly and heuristics to evaluate the quality of partial schedules considering simultaneously inter-cluster communications, memory pressure and register pressure. Transformations that allow trading pressure on a type of resource for another resource are also included. We show that the proposed technique outperforms previously proposed techniques. For instance, the average speed-up for the SPECfp95 is 36% for a 4-cluster configuration.
CitationCodina, J.M., Sánchez, F., González, A. A unified modulo scheduling and register allocation technique for clustered processors. A: International Conference on Parallel Architectures and Compilation Techniques. "2001 International Conference on Parallel Architectures and Compilation Techniques: 8-12 September 2001 Barcelona, Catalunya, Spain: proceedings". Barcelona: Institute of Electrical and Electronics Engineers (IEEE), 2001, p. 175-184. 
URIhttp://hdl.handle.net/2117/101361
DOI10.1109/PACT.2001.953298
ISBN0-7695-1363-8
Publisher versionhttp://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=953298
Collections
  • ARCO - Microarquitectura i Compiladors - Ponències/Comunicacions de congressos [178]
  • Departament d'Arquitectura de Computadors - Ponències/Comunicacions de congressos [1.827]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
00953298.pdf1,055MbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina