Reducing branch delay to zero in pipelined processors
Tipus de documentArticle
Condicions d'accésAccés obert
A mechanism to reduce the cost of branches in pipelined processors is described and evaluated. It is based on the use of multiple prefetch, early computation of the target address, delayed branch, and parallel execution of branches. The implementation of this mechanism using a branch target instruction memory is described. An analytical model of the performance of this implementation makes it possible to measure the efficiency of the mechanism with a very low computational cost. The model is used to determine the size of cache lines that maximizes the processor performance, to compare the performance of the mechanism with that of other schemes, and to analyze the performance of the mechanism with two alternative cache organizations.
CitacióGonzález, A., Llaberia, J. Reducing branch delay to zero in pipelined processors. "IEEE transactions on computers", Març 1993, vol. 42, núm. 3, p. 363-371.
Versió de l'editorhttp://ieeexplore.ieee.org/document/210179/