Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

63.223 UPC academic works
You are here:
View Item 
  •   DSpace Home
  • Treballs acadèmics
  • Màsters oficials
  • Master of Science in Information and Communication Technologies (MINT)
  • View Item
  •   DSpace Home
  • Treballs acadèmics
  • Màsters oficials
  • Master of Science in Information and Communication Technologies (MINT)
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Top-Down Mixed-Signal Verification for a Wireless Transceiver

Thumbnail
View/Open
Master_Thesis_Sven_Günther.pdf (2,168Mb) (Restricted access)
Share:
 
  View Usage Statistics
Cita com:
hdl:2117/100528

Show full item record
Günther, Sven Kirsten
Tutor / directorGöpfert, Lars; Mateo Peña, DiegoMés informacióMés informacióMés informació
Document typeMaster thesis
Date2008
Rights accessRestricted access - author's decision
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
In this Master Thesis the verification procedure of the top-down design process was implemented for the receiver sub-system of an IEEE 802.15.4 transceiver. The implemented flexible verification setup in Cadence enables continuous functionality checks of design changes of the receiver with the aid of behavioural models. The behavioural models for the receiver and for the RF and BB sub-circuit were created with the harware description language Verlog-AMS for analog/mixed-signal behaviour. The performance of functional verification test which were derived from the verification plan and were also developed with Verilog AMS, enabled accelerated simulation for interconnectivity and interoperability checks. Additionaly, the automation of the functional verification test was explored and a way was shown how this could be realised
SubjectsRadio--Transmitter-receivers, Ràdio -- Transceptors
URIhttp://hdl.handle.net/2117/100528
Collections
  • Màsters oficials - Master of Science in Information and Communication Technologies (MINT) [48]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
Master_Thesis_Sven_Günther.pdfBlocked2,168MbPDFRestricted access

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina