Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
61.703 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • CAP - Grup de Computació d'Altes Prestacions
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • CAP - Grup de Computació d'Altes Prestacions
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Another trip to the wall: how much will stacked DRAM benefit HPC?

Thumbnail
View/Open
p31-radulovic.pdf (467,0Kb) (Restricted access)   Request copy 

Què és aquest botó?

Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:

  • Disposem del correu electrònic de l'autor
  • El document té una mida inferior a 20 Mb
  • Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
 
10.1145/2818950.2818955
 
  View Usage Statistics
  LA Referencia / Recolecta stats
Cita com:
hdl:2117/100169

Show full item record
Radulović, Milan
Živanovič, Darko
Ruiz, Daniel
De Supinski, Bronis
McKee, Sally
Radojković, Petar
Ayguadé Parra, EduardMés informacióMés informacióMés informació
Document typeConference report
Defense date2015
PublisherAssociation for Computing Machinery (ACM)
Rights accessRestricted access - publisher's policy
Attribution-NonCommercial-NoDerivs 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-NoDerivs 3.0 Spain
Abstract
First defined two decades ago, the memory wall remains a fundamental limitation to system performance. Recent innovations in 3D-stacking technology enable DRAM devices with much higher bandwidths than traditional DIMMs. The first such products will soon hit the market, and some of the publicity claims that they will break through the memory wall. Here we summarize our analysis and expectations of how such 3D-stacked DRAMs will affect the memory wall for a set of representative HPC applications. We conclude that although 3D-stacked DRAM is a major technological innovation, it cannot eliminate the memory wall.
CitationRadulovic, M., Zivanovic, D., Ruiz, D., De Supinski, B., McKee, S., Radojkovic, P., Ayguade, E. Another trip to the wall: how much will stacked DRAM benefit HPC?. A: International Symposium on Memory Systems. "MEMSYS 2015: proceedings of the First International Symposium on Memory Systems: Washington DC, October 5-8, 2015". Association for Computing Machinery (ACM), 2015, p. 31-36. 
URIhttp://hdl.handle.net/2117/100169
DOI10.1145/2818950.2818955
ISBN978-1-4503-3604-8
Publisher versionhttp://dl.acm.org/citation.cfm?doid=2818950.2818955
Collections
  • CAP - Grup de Computació d'Altes Prestacions - Ponències/Comunicacions de congressos [784]
  • Departament d'Arquitectura de Computadors - Ponències/Comunicacions de congressos [1.874]
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
p31-radulovic.pdfBlocked467,0KbPDFRestricted access

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Privacy Settings
  • Inici de la pàgina