Mostra el registre d'ítem simple
Improving performance guarantees in wormhole mesh NoC designs
dc.contributor.author | Panic, Milos |
dc.contributor.author | Hernández, Carles |
dc.contributor.author | Abella Ferrer, Jaume |
dc.contributor.author | Quiñones, Eduardo |
dc.contributor.author | Cazorla Almeida, Francisco Javier |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.contributor.other | Barcelona Supercomputing Center |
dc.date.accessioned | 2017-01-26T07:45:51Z |
dc.date.available | 2017-01-26T07:45:51Z |
dc.date.issued | 2016 |
dc.identifier.citation | Panic, M., Hernández, C., Abella, J., Quiñones, E., Cazorla, F. Improving performance guarantees in wormhole mesh NoC designs. A: Design, Automation & Test in Europe Conference & Exhibition. "Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE): 14-18 March 2016, ICC, Dresden, Germany". Dresden: Institute of Electrical and Electronics Engineers (IEEE), 2016, p. 1485-1488. |
dc.identifier.isbn | 978-3-9815370-6-2 |
dc.identifier.uri | http://hdl.handle.net/2117/100087 |
dc.description.abstract | Wormhole-based mesh Networks-on-Chip (wNoC) are deployed in high-performance many-core processors due to their physical scalability and low-cost. Delivering tight and time composable Worst-Case Execution Time (WCET) estimates for applications as needed in safety-critical real-time embedded systems is challenged by wNoCs due to their distributed nature. We propose a bandwidth control mechanism for wNoCs that enables the computation of tight time-composable WCET estimates with low average performance degradation and high scalability. Our evaluation with the EEMBC automotive suite and an industrial real-time parallel avionics application confirms so. |
dc.description.sponsorship | The research leading to these results is funded by the European Union Seventh Framework Programme under grant agreement no. 287519 (parMERASA) and by the Ministry of Science and Technology of Spain under contract TIN2012-34557. Milos Panic is funded by the Spanish Ministry of Education under the FPU grant FPU12/05966. Carles Hernández is jointly funded by the Spanish Ministry of Economy and Competitiveness and FEDER funds through grant TIN2014-60404-JIN. Jaume Abella is partially supported by the Ministry of Economy and Competitiveness under Ramon y Cajal postdoctoral fellowship number RYC-2013-14717. |
dc.format.extent | 4 p. |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject.lcsh | Logic circuits |
dc.subject.lcsh | Embedded computer systems |
dc.subject.other | Embedded systems |
dc.subject.other | Mesh generation |
dc.subject.other | MESH networking |
dc.subject.other | Program compilers |
dc.subject.other | Real time systems |
dc.subject.other | Scalability |
dc.subject.other | Telecommunication networks |
dc.subject.other | Avionics applications |
dc.subject.other | Bandwidth control |
dc.subject.other | High scalabilities |
dc.subject.other | Improving performance |
dc.subject.other | Manycore processors |
dc.subject.other | Performance degradation |
dc.subject.other | Real-time embedded systems |
dc.subject.other | Worst-case execution time |
dc.title | Improving performance guarantees in wormhole mesh NoC designs |
dc.type | Conference report |
dc.subject.lemac | Circuits lògics |
dc.subject.lemac | Ordinadors immersos, Sistemes d' |
dc.contributor.group | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://ieeexplore.ieee.org/document/7459546/?arnumber=7459546 |
dc.rights.access | Open Access |
local.identifier.drac | 18769760 |
dc.description.version | Postprint (author's final draft) |
dc.relation.projectid | info:eu-repo/grantAgreement/MINECO//RYC-2013-14717/ES/RYC-2013-14717/ |
local.citation.author | Panic, M.; Hernández, C.; Abella, J.; Quiñones, E.; Cazorla, F. |
local.citation.contributor | Design, Automation & Test in Europe Conference & Exhibition |
local.citation.pubplace | Dresden |
local.citation.publicationName | Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE): 14-18 March 2016, ICC, Dresden, Germany |
local.citation.startingPage | 1485 |
local.citation.endingPage | 1488 |