Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
66.329 UPC academic works
You are here:
View Item 
  •   DSpace Home
  • Treballs acadèmics
  • Màsters oficials
  • Master's degree in Telecommunications Engineering (MET)
  • View Item
  •   DSpace Home
  • Treballs acadèmics
  • Màsters oficials
  • Master's degree in Telecommunications Engineering (MET)
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Design and implementation of a low-cost FPGA-Based bioimpedance measurement system

Thumbnail
View/Open
Memoria y apéndices.zip (3,431Mb)
FMT_Miguel_Appendix.zip (275Kb)
FMT_Miguel.pdf (3,480Mb)
  View Usage Statistics
  LA Referencia / Recolecta stats
Cita com:
hdl:2099.1/23585

Show full item record
González Gutiérrez, Miguel
Tutor / directorRamos Castro, Juan JoséMés informacióMés informacióMés informació; Bragós Bardia, RamonMés informacióMés informacióMés informació
Document typeMaster thesis
Date2014-10-24
Rights accessOpen Access
Attribution-NonCommercial-NoDerivs 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-NoDerivs 3.0 Spain
Abstract
Currently, many impedance measurement systems have been developed. This project details the design, implementation and characterization of a FPGA-based bioimpedance measurement system, whose goal is obtaining good performance at low costs. Signal generation and processing circuits were implemented within the FPGA, as well as the NIOS II embedded processor. An ADA conversion board as well as a front-end previously designed and implemented by the group of instrumentation and biomedical engineering were also incorporated. Finally, a communication mechanism between the FPGA and the computer was also designed and implemented.
SubjectsImpedance (Electricity), Field programmable gate arrays, Impedància (Electricitat), Matrius de portes programables in situ
DegreeMÀSTER UNIVERSITARI EN ENGINYERIA DE TELECOMUNICACIÓ (Pla 2013)
URIhttp://hdl.handle.net/2099.1/23585
Collections
  • Màsters oficials - Master's degree in Telecommunications Engineering (MET) [375]
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
Memoria y apéndices.zip3,431Mbapplication/zipView/Open
FMT_Miguel_Appendix.zip275Kbapplication/zipView/Open
FMT_Miguel.pdf3,480MbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Privacy Settings
  • Inici de la pàgina