Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
66.602 UPC academic works
You are here:
View Item 
  •   DSpace Home
  • Treballs acadèmics
  • Escola Tècnica Superior d'Enginyeria de Telecomunicació de Barcelona
  • Enginyeria de Telecomunicació (Pla 1992)
  • View Item
  •   DSpace Home
  • Treballs acadèmics
  • Escola Tècnica Superior d'Enginyeria de Telecomunicació de Barcelona
  • Enginyeria de Telecomunicació (Pla 1992)
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Communication bottelneck analysis on big data applications

Thumbnail
View/Open
Memoria_PFC_BCN_DRM.pdf (1,418Mb)
  View Usage Statistics
  LA Referencia / Recolecta stats
Cita com:
hdl:2099.1/17608

Show full item record
Roca Marí, Damián
Tutor / directorNemirovsky, Mario; Solé Pareta, JosepMés informacióMés informacióMés informació
Document typeMaster thesis (pre-Bologna period)
Date2013-03-07
Rights accessOpen Access
Attribution-NonCommercial-NoDerivs 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-NoDerivs 3.0 Spain
Abstract
[ANGLÈS] Computers, and multicore processors in specific, need cache memory to improve memory bandwidth and overall performance. There are different types of cache (private and shared) divided into different levels of hierarchy. Keeping coherence and consistency of shared values in these caches is a major performance bottleneck on multicore systems. To address this issue, there are several protocols that invalidate or update these values when a core needs to modify them. But these protocols require broadcast communication (or similar) that in today NoCs represents a big cost in terms of cycles. In order to improve this bottleneck, the first step in this research is to know and have an approximation of the target that represents these invalidations in the terms of performance of the system. To obtain that estimation is mandatory to use programs or simulators of a real process inside a multicore/multithreaded processor to visualize the communications between these cores and the effects of sharing a part of the space address. The reason is that these invalidations are produced by keeping the coherence between different copies of the same variable (shared space). Once that we have a simulator that allows us to see the communications we can make different configurations to emulate a real processor in different scenarios. With these cases, we can obtain how the number of invalidations is modified depending on the parameters of the system (number of cores, size of cache memories, etc) and the applications which are running. Due to this, the results can vary for different applications since each of them uses the shared memory space in a different way. With this information we can elaborate some statistics to extract the first conclusions and fix the bases for future work. These results also enables us to study the scalability of the actual models to see what would happen if we have more than 1000-core processor because the actual simulators do not support such high number of cores.
 
[CASTELLÀ] Los chips multicore conforman la realidad en el campo de los computadores. Pero dichos sistemas presentan muchos problemas que restringen su potencial. En este proyecto se realiza un estudio del principal, el sistema de memoria y mas concretamente, la memoria cache. Se estudia la escalibilidad que presentan las soluciones actuales con respecto al número de cores y se extraen las conclusiones pertinentes.
 
[CATALÀ] La tendència actual quant a processadors consisteix a integrar múltiples cores dins d'un mateix xip. Són coneguts com a xips multicore (CMP), però el seu diseny està ple de problemes. En aquest projecte s'estudien, centrant-se en el sistema de memoria i més concretament en la memòria cau. En cocnret, s'analitza el funcionament dels protocols de coherència i la seva escalabilitat respecte el nombre de cores. Finalment, s'extreuen les conclusions que les solucions actuals no serveixen per a un nombre de cores elevat.
SubjectsMultiprocessors, Cache memory, Multiprocessadors, Memòria cau
DegreeENGINYERIA DE TELECOMUNICACIÓ (Pla 1992)
URIhttp://hdl.handle.net/2099.1/17608
Collections
  • Escola Tècnica Superior d'Enginyeria de Telecomunicació de Barcelona - Enginyeria de Telecomunicació (Pla 1992) [1.590]
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
Memoria_PFC_BCN_DRM.pdf1,418MbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Privacy Settings
  • Inici de la pàgina