Memory Dependence Prediction Methods Study and Improvement Proposals
Visualitza/Obre
Estadístiques de LA Referencia / Recolecta
Inclou dades d'ús des de 2022
Cita com:
hdl:2099.1/12498
Tipus de documentProjecte Final de Màster Oficial
Data2011-03-28
Condicions d'accésAccés obert
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
Abstract
English: Nowadays, most modern high performance processors employ out-of-order (O3) execution. In these processors, instructions are executed as soon as possible increasing in this way the instruction level parallelism (ILP) and, in consequence, the processor performance. However, not all instructions could be executed in O3 way. Memory access instructions sharing the same memory address must be executed in order to keep the original program semantic. For this reason, O3 processors use memory dependence predictors. These are specialized units in charge of reducing, as much as possible, the number of loads and stores executed in-order. Good predictors aid to release all the ILP potential in O3 processors. This project studies current used (in commercial hardware) and proposed (in academic papers) methods for predicting memory dependencies in an O3 processor. New opportunities to exploit instructions locality and improve predictor¿s accuracy are proposed and tested. In particular, the concept of extreme locality is introduced and applied in a new method, named MiniCAM. The results using this method are presented and discussed.
TitulacióMÀSTER UNIVERSITARI EN TECNOLOGIES DE LA INFORMACIÓ (Pla 2006)
Col·leccions
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
72853.pdf | 674,0Kb | Visualitza/Obre |