English: The aim of this project is to implement a system for the automatic verification of digital circuits written in a high-level hardware description language (Verilog), to be potentially used to assist a electronic design automation course.

Finalista del Premi Cercle Fiber al millor Projecte Final de Carrera (curs 2010-2011)