An environment for the automatic verification of digital circuits

Thumbnail
View/Open
San Pedro Martín, Javier deMés informació
Tutor / director / evaluatorCortadella, JordiMés informacióMés informació; Carmona Vargas, JosepMés informacióMés informació
Document typeMaster thesis (pre-Bologna period)
Date2011-05-17
Rights accessOpen Access
Abstract
Description
SubjectsDigital integrated circuits, Circuits integrats digitals
URIhttp://hdl.handle.net/2099.1/12064
Collections

FilesDescriptionSizeFormatView
69348.pdf915,1KbPDFView/Open
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder