De-RISC: A complete RISC-V based space-grade platform

Carregant...
Miniatura
El pots comprar en digital a:
El pots comprar en paper a:

Projectes de recerca

Unitats organitzatives

Número de la revista

Títol de la revista

ISSN de la revista

Títol del volum

Cita com:

Col·laborador

Editor

Tribunal avaluador

Realitzat a/amb

Tipus de document

Text en actes de congrés

Data publicació

Editor

Institute of Electrical and Electronics Engineers (IEEE)

Condicions d'accés

Accés obert

Llicència

Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva reproducció, distribució, comunicació pública o transformació sense l'autorització de la persona titular dels drets

Assignatures relacionades

Assignatures relacionades

Publicacions relacionades

Datasets relacionats

Datasets relacionats

Projecte CCD

Abstract

The H2020 EIC-FTI De-RISC project develops a RISC-V space-grade platform to jointly respond to several emerging, as well as longstanding needs in the space domain such as: (1) higher performance than that of monocore and basic multicore space-grade processors in the market; (2) access to an increasingly rich software ecosystem rather than sticking to the slowly fading SPARC and PowerPC-based ones; (3) freedom (or drastic reduction) of export and license restrictions imposed by commercial ISAs such as Arm; and (4) improved support for the design and validation of safety-related real-time applications, (5) being the platform with software qualified and hardware designed per established space industry standards. De-RISC partners have set up the different layers of the platform during the first phases of the project. However, they have recently boosted integration and assessment activities. This paper introduces the De-RISC space platform, presents recent progress such as enabling virtualization and software qualification, new MPSoC features, and use case deployment and evaluation, including a comparison against other commercial platforms. Finally, this paper introduces the ongoing activities that will lead to the hardware and fully qualified software platform at TRL8 on FPGA by September 2022.

Descripció

Persones/entitats

Document relacionat

Versió de

Citació

Wessman, N. [et al.]. De-RISC: A complete RISC-V based space-grade platform. A: Design, Automation and Test in Europe Conference and Exhibition. "Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE 2022): 14-23 March 2022, online virtual platform". Institute of Electrical and Electronics Engineers (IEEE), 2022, p. 802-807. ISBN 978-3-9819263-6-1. DOI 10.23919/DATE54114.2022.9774557.

Ajut

Forma part

Dipòsit legal

ISBN

978-3-9819263-6-1

ISSN

Altres identificadors

Referències