The SARC architecture

Vista senzilla d'ítem
dc.contributor.authorGaydadjiev, Georgi
dc.contributor.authorIsaza, Sebastian
dc.contributor.authorRamírez Bellido, Alejandro
dc.contributor.authorCabarcas, Felipe
dc.contributor.authorJuurlink, Ben
dc.contributor.authorÁlvarez Mesa, Mauricio
dc.contributor.authorSánchez Castaño, Friman
dc.contributor.authorAzevedo, Arnaldo
dc.contributor.authorMeenderinck, Cor
dc.contributor.authorCiobanu, Catalin
dc.contributor.groupUniversitat Politècnica de Catalunya. CAP - Computació d'Altes Prestacions
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.date.accessioned2010-12-20T16:21:01Z
dc.date.available2010-12-20T16:21:01Z
dc.date.created2010-10
dc.date.issued2010-10
dc.description.abstractThe SARC architecture is composed of multiple processor types and a set of user-managed direct memory access (DMA) engines that let the runtime scheduler overlap data transfer and computation. The runtime system automatically allocates tasks on the heterogeneous cores and schedules the data transfers through the DMA engines. SARC's programming model supports various highly parallel applications, with matching support from specialized accelerator processors.
dc.description.versionPostprint (published version)
dc.format.extent14 p.
dc.identifier.citationRamirez, A. [et al.]. The SARC architecture. "IEEE micro", Octubre 2010, vol. 30, núm. 5, p. 16-29.
dc.identifier.issn0272-1732
dc.identifier.urihttps://hdl.handle.net/2117/10688
dc.language.isoeng
dc.rights.accessOpen Access
dc.rights.licensenameAttribution-NonCommercial-NoDerivs 3.0 Spain
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/3.0/es/
dc.subjectÀrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
dc.subject.lcshHeterogeneous computing
dc.subject.lemacArquitectura d'ordinadors
dc.subject.otherMulticore
dc.subject.otherHeterogeneous architecture
dc.subject.otherAccelerator
dc.subject.otherProgramming model
dc.titleThe SARC architecture
dc.typeArticle
dspace.entity.typePublication
local.citation.authorRamirez, A.; Cabarcas, F.; Juurlink, B.; Alvarez, M.; Sanchez, F.; Azevedo, A.; Meenderinck, C.; Ciobanu, C.; Isaza, S.; Gaydadjiev, G.
local.citation.endingPage29
local.citation.number5
local.citation.publicationNameIEEE micro
local.citation.startingPage16
local.citation.volume30
local.identifier.drac4465089

Fitxers

Paquet original

Mostrant 1 - 1 de 1
Miniatura
Nom:
sarc_micro_10.pdf
Mida:
763.35 KB
Format:
Adobe Portable Document Format
Descripció:

Col·leccions

Enviament des de DRAC
Articles de revista
Articles de revista