Now showing items 1-1 of 1

    • Leveraging hardware QoS to control contention in the Xilinx Zynq UltraScale+ MPSoC 

      Serrano Cases, Alejandro; Reina, Juan M.; Abella Ferrer, Jaume; Mezzetti, Enrico; Cazorla Almeida, Francisco Javier (Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 2021)
      Conference report
      Open Access
      The interference co-running tasks generate on each other’s timing behavior continues to be one of the main challenges to be addressed before Multi-Processor System-on-Chip (MPSoCs) are fully embraced in critical systems ...