Browsing by Author "Castells Rufas, David"
Now showing items 1-5 of 5
-
Accelerating edit-distance sequence alignment on GPU using the wavefront algorithm
Aguado Puig, Quim; Marco-Sola, Santiago; Moure López, Juan Carlos; Castells Rufas, David; Álvarez Martí, Lluc; Espinosa Morales, Antonio; Moretó Planas, Miquel (Institute of Electrical and Electronics Engineers (IEEE), 2022-06-10)
Article
Open AccessSequence alignment remains a fundamental problem with practical applications ranging from pattern recognition to computational biology. Traditional algorithms based on dynamic programming are hard to parallelize, require ... -
Ethernet emulation over PCIe for RISC-V software development vehicles
Castells Rufas, David; Martorell Bofill, Xavier; Roca Nonell, Aleix; Kropotov, Alexander; Teruel García, Xavier; Cervero García, Teresa; Davis, John D. (Institute of Electrical and Electronics Engineers (IEEE), 2023)
Conference report
Open AccessThis paper describes two different approaches to emulate an Ethernet communication link between a host computer and a RISC-V multiprocessor system running on a FPGA accelerator by using PCIe as the real communication link. ... -
FPGA Acceleration of Pre-Alignment Filters for Short Read Mapping With HLS
Castells Rufas, David; Marco Sola, Santiago; Moure, Juan Carlos; Aguado, Quim; Espinosa, Antonio (Institute of Electrical and Electronics Engineers (IEEE), 2022-02)
Article
Open AccessPre-alignment filters are useful for reducing the computational requirements of genomic sequence mappers. Most of them are based on estimating or computing the edit distance between sequences and their candidate locations ... -
GPU acceleration of Levenshtein distance computation between long strings
Castells Rufas, David (Elsevier, 2023)
Article
Open AccessComputing edit distance for very long strings has been hampered by quadratic time complexity with respect to string length. The WFA algorithm reduces the time complexity to a quadratic factor with respect to the edit ... -
OpenCL-based FPGA accelerator for semi-global approximate string matching using diagonal bit-vectors
Castells Rufas, David; Marco-Sola, Santiago; Aguado Puig, Quim; Espinosa Morales, Antonio; Moure López, Juan Carlos; Alvarez Martí, Lluc; Moretó Planas, Miquel (Institute of Electrical and Electronics Engineers (IEEE), 2021)
Conference report
Open AccessAn FPGA accelerator for the computation of the semi-global Levenshtein distance between a pattern and a reference text is presented. The accelerator provides an important benefit to reduce the execution time of read-mappers ...