Exploració per autor "Beltran, Vicenç"
Ara es mostren els items 1-6 de 6
-
A Linux kernel scheduler extension for multi-core systems
Roca Nonell, Aleix; Rodríguez, Samuel; Segura, Albert; Marquet, Kevin; Beltran, Vicenç (Institute of Electrical and Electronics Engineers (IEEE), 2019)
Text en actes de congrés
Accés obertThe Linux kernel is mostly designed for multi-programed environments, but high-performance applications have other requirements. Such applications are run standalone, and usually rely on runtime systems to distribute the ... -
HDOT — An approach towards productive programming of hybrid applications
Ciesko, Jan; Martínez Ferrer, Pedro José; Peñacoba Veigas, Raúl; Teruel García, Xavier; Beltran, Vicenç; Ciesko (Elsevier, 2020-03)
Article
Accés obertbulk synchronous parallel (BSP) communication model can hinder performance increases. This is due to the complexity to handle load imbalances, to reduce serialisation imposed by blocking communication patterns, to overlap ... -
Integrating blocking and non-blocking MPI primitives with task-based programming models
Sala Penadés, Kevin; Teruel García, Xavier; Pérez Cáncer, Josep Maria; Peña, Antonio J.; Beltran, Vicenç; Labarta Mancho, Jesús José (2019-07)
Article
Accés obertIn this paper we present the Task-Aware MPI library (TAMPI) that integrates both blocking and non-blocking MPI primitives with task-based programming models. The TAMPI library leverages two new runtime APIs to improve both ... -
Iteration-fusing conjugate gradient for sparse linear systems with MPI + OmpSs
Barreda, María; Aliaga, José I; Beltran, Vicenç; Casas, Marc (Springer Link, 2020)
Article
Accés obertIn this paper, we target the parallel solution of sparse linear systems via iterative Krylov subspace-based method enhanced with a block-Jacobi preconditioner on a cluster of multicore processors. In order to tackle ... -
TACL: Interoperating asynchronous device APIs with task-based programming models
Alvarez, David; Sala Penadés, Kevin; Beltran, Vicenç (Barcelona Supercomputing Center, 2022-05)
Text en actes de congrés
Accés obertHeterogeneous architectures have become commonplace in modern HPC systems. Eight of the world’s top ten supercomputers have accelerators, and the up-and-coming MareNostrum 5 will feature accelerated partitions. However, ... -
Worksharing tasks: An efficient way to exploit irregular and fine-grained loop parallelism
Maroñas Bravo, Marcos; Sala Penadés, Kevin; Mateo, Sergi; Ayguadé Parra, Eduard; Beltran, Vicenç (Institute of Electrical and Electronics Engineers (IEEE), 2019)
Text en actes de congrés
Accés obertShared memory programming models usually provide worksharing and task constructs. The former relies on the efficient fork-join execution model to exploit structured parallelism; while the latter relies on fine-grained ...