Exploració per tema "Integrated circuits"
Ara es mostren els items 21-40 de 322
-
A Self-Repairable TRNG
(2016-11-14)
Text en actes de congrés
Accés obert -
A systematic method to design efficient ternary high performance CNTFET-based logic cells
(Institute of Electrical and Electronics Engineers (IEEE), 2020-01-01)
Article
Accés obertThe huge quantity of nodes and interconnections in modern binary circuits leads to extremely high levels of energy consumption. The interconnection complexity and other issues of binary circuits encourage researchers to ... -
A versatile CMOS transistor array IC for the statistical characterization of time-zero variability, RTN, BTI, and HCI
(2018-01-01)
Article
Accés obertStatistical characterization of CMOS transistor variability phenomena in modern nanometer technologies is key for accurate end-of-life prediction. This paper presents a novel CMOS transistor array chip to statistically ... -
Active damping based on Ackermann's formula for a three-phase voltage source inverter with LCL filter
(2015)
Text en actes de congrés
Accés restringit per política de l'editorialThis paper presents an active damping method in natural frame for a three-phase voltage source inverter with LCL filter. The proposed method is based on the pole placement technique via Ackermann's formula. This approach ... -
Active radiation-hardening strategy in bulk FinFETs
(Institute of Electrical and Electronics Engineers (IEEE), 2020)
Article
Accés obertIn this paper, we present a new method to mitigate the effect of the charge collected by trigate FinFET devices after an ionizing particle impact. The method is based on the creation of an internal structure that generates ... -
Advanced failure detection techniques in deep submicron CMOS integrated circuits
(Pergamon Press, 2009)
Text en actes de congrés
Accés restringit per política de l'editorialThe test of present integrated circuits exhibits many confining aspects, among them the adequate selection of the observable variables, the use of combined testing approaches, an each time more restricted controllability ... -
Aging compensation in a class-A high-frequency amplifier with DC temperature measurements
(Multidisciplinary Digital Publishing Institute (MDPI), 2023-08-10)
Article
Accés obertOne of the threats to nanometric CMOS analog circuit reliability is circuit performance degradation due to transistor aging. To extend circuit operating life, the bias of the main devices within the circuit must be adjusted ... -
An academic RISC-V silicon implementation based on open-source components
(Institute of Electrical and Electronics Engineers (IEEE), 2020)
Text en actes de congrés
Accés obertThe design presented in this paper, called preDRAC, is a RISC-V general purpose processor capable of booting Linux jointly developed by BSC, CIC-IPN, IMB-CNM (CSIC), and UPC. The preDRAC processor is the first RISC-V ... -
An alternative approach to model the internal activity of integrated circuits.
(2012)
Text en actes de congrés
Accés obertThis paper deals with the EMC modeling of integrated circuits and the standardized model IEC 62433-2 (Integrated Circuit Emission Model – Conducted Emission [1]). This standardized model has been applied into a basic digital ... -
An architecture for real-time arbitrary and variable sampling rate conversion with application to the processing of harmonic signals
(2020-05)
Article
Accés obertThe paper presents a new solution for sampling rate conversion and processing of harmonic signals with known but possibly varying fundamental frequency. This problem is commonly found in particle accelerators, for tracking ... -
An on-line test strategy and analysis for a 1T1R crossbar memory
(Institute of Electrical and Electronics Engineers (IEEE), 2017)
Text en actes de congrés
Accés obertMemristors are emerging devices known by their nonvolability, compatibility with CMOS processes and high density in circuits density in circuits mostly owing to the crossbar nanoarchitecture. One of their most notable ... -
An ultra low-voltage RF front-end receiver for IoT devices
(Institute of Electrical and Electronics Engineers (IEEE), 2022)
Text en actes de congrés
Accés restringit per política de l'editorialThis paper presents the design of an RF receiver front-end for IoT application, integrating a low noise amplifier (LNA) and an active mixer. The circuit is designed in 28-nm FDSOI technology, to operate on the ISM 2.4-2.5 ... -
Analysis and evaluation of using a tuning inductance on the performance of gilbert cell-based CMOS sub-harmonic mixer
(2012)
Article
Accés restringit per política de l'editorialThe effect of using a tuning inductance on the performance of a Gilbert cell-based two level transistor CMOS sub-harmonic mixer is investigated. The tuning inductor used between the RF and LO switching stages causes ... -
Analysis and modelling of parasitic substrate coupling in CMOS circuits
(1995-10)
Article
Accés restringit per política de l'editorialAnalysis of the substrate coupling in integrated circuits is done taking into account technology and layout parameters for different types and location of transistors using a device-level simulator. The noise coupling ... -
Analysis of ISSQ/IDDQ testing implementation and circuit partitioning in CMOS cell-based design
(Institute of Electrical and Electronics Engineers (IEEE), 1996)
Text en actes de congrés
Accés obertDifference between ISSQ and IDDQ testing strategies is presented, discussing the dependency of area overhead and sensing speed on the technology. The current sensor implementation style suitable for cell-based design ... -
Analysis of SoftError Rates for future technologies
(Universitat Politècnica de Catalunya, 2015-07)
Projecte Final de Màster Oficial
Accés obertLa fiabilitat s'ha convertit en un aspecte important del disseny de sistemes informàtics a causa de la miniaturització de la tecnologia. En aquest projecte s'analitza la fiabilitat de les tecnologies actuals i futures ... -
Analysis of the contribution of a battery bank to voltage regulation in a distribution system
(Institute of Electrical and Electronics Engineers (IEEE), 2018)
Text en actes de congrés
Accés restringit per política de l'editorialDue to demand of higher power quality, reliability and efficiency levels, the penetration of distributed energy resources increased through the past years. Thus, several studies on the different types of electrical energy ... -
Analyzing stability concerns in the presence of variations in Subthreshold SRAM
(Universitat Politècnica de Catalunya, 2012-07-02)
Projecte Final de Màster Oficial
Accés obertIn this work, we analyse the stability of the SRAM bitcells when operating in subthreshold supply voltages.We propose a new bit cell with higher stability than 6T Bitcell,that is able to discharge the bit lines in 41% less ... -
Asynchronous pulse logic cell for threshold logic and Boolean networks
(Institute of Electrical and Electronics Engineers (IEEE), 2005)
Text en actes de congrés
Accés restringit per política de l'editorialIn this article, a fully digital CMOS circuit for asynchronous pulse cells is presented. The proposed circuit has a high noise tolerance and no static power consumption. Furthermore it has a high functional programmability. ... -
Authentication of IC based on Electromagnetic Signature
(2016-11-14)
Text en actes de congrés
Accés obertIC Counterfeiting is becoming serious issue. The approach discussed here is to use Electromagnetic (EM) input to an IC and measure its EM input output response. The idea is to extract a signature from EM response which ...
