Ara es mostren els items 1-20 de 23

  • Adjust of solar cell model parameters based in MATLAB 

    Silvestre Bergés, Santiago; Guasch Murillo, Daniel; Ortega Villasclaras, Pablo Rafael; Navarro, Nacho (M. C. Acero, M. Lozano - CNM-CSIC, 2003)
    Comunicació de congrés
    Accés restringit per política de l'editorial
    In this work, a model parameter extractor of solar cells using Matlab is shown. The software, developed in Matlab environment, has been successfully applied to study internal characteristics of photovoltaic devices [1-2], ...
  • Analyzing performance improvements and energy savings in Infiniband architecture using network compression 

    Dickov, Branimir; Pericas, Miquel; Carpenter, Paul; Navarro, Nacho; Ayguadé Parra, Eduard (Institute of Electrical and Electronics Engineers (IEEE), 2014)
    Text en actes de congrés
    Accés restringit per política de l'editorial
    One of the greatest challenges in HPC is total system power and energy consumption. Whereas HPC interconnects have traditionally been designed with a focus on bandwidth and latency, there is an increasing interest in ...
  • An asymmetric distributed shared memory model for heterogeneous parallel systems 

    Gelado Fernandez, Isaac; Cabezas, Javier; Navarro, Nacho; Stone, John E.; Patel, Sanjay; Hwu, Wen-mei W. (2010)
    Text en actes de congrés
    Accés obert
    Heterogeneous computing combines general purpose CPUs with accelerators to efficiently execute both sequential control-intensive and data-parallel phases of applications. Existing programming models for heterogeneous ...
  • An in-operation planning tool architecture for flexgrid network re-optimization 

    Gifre Renom, Lluís; Castro Casales, Alberto; Ruiz Ramírez, Marc; Navarro, Nacho; Velasco Esteban, Luis Domingo (Institute of Electrical and Electronics Engineers (IEEE), 2014)
    Text en actes de congrés
    Accés restringit per política de l'editorial
    In-operation network planning consists in re-optimizing a network, currently being operated to transport traffic, either minimizing resource utilization or maximizing the transported traffic. In the context of flexgrid ...
  • Architecture of a specialized back-end high performance computing-based PCE for flexgrid networks 

    Gifre Renom, Lluís; Velasco Esteban, Luis Domingo; Navarro, Nacho (Institute of Electrical and Electronics Engineers (IEEE), 2013)
    Text en actes de congrés
    Accés restringit per política de l'editorial
    The requirement of executing network re-optimization operations to efficiently manage and deploy new generation flexgrid-based optical networks has brought to light the need of some specialized PCEs capable of performing ...
  • CODOMs: Protecting software with code-centric memory domains 

    Vilanova, Lluís; Ben-Yehuda, Muli; Navarro, Nacho; Etsion, Yoav; Valero Cortés, Mateo (Institute of Electrical and Electronics Engineers (IEEE), 2014)
    Text en actes de congrés
    Accés restringit per política de l'editorial
    Today's complex software systems are neither secure nor reliable. The rudimentary software protection primitives provided by current hardware forces systems to run many distrusting software components (e.g., procedures, ...
  • Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures 

    Álvarez, Lluc; Vilanova, Lluís; Moreto Planas, Miquel; Casas, Marc; González Tallada, Marc; Martorell Bofill, Xavier; Navarro, Nacho; Ayguadé Parra, Eduard; Valero Cortés, Mateo (Association for Computing Machinery (ACM), 2015)
    Text en actes de congrés
    Accés obert
    The increasing number of cores in manycore architectures causes important power and scalability problems in the memory subsystem. One solution is to introduce scratchpad memories alongside the cache hierarchy, forming a ...
  • Comparison based sorting for systems with multiple GPUs 

    Tanasic, Ivan; Vilanova, Lluís; Jorda, Marc; Cabezas, Javier; Gelado Fernandez, Isaac; Navarro, Nacho; Hwu, Wen-mei W. (Association for Computing Machinery (ACM), 2013)
    Text en actes de congrés
    Accés restringit per política de l'editorial
    As a basic building block of many applications, sorting algorithms that efficiently run on modern machines are key for the performance of these applications. With the recent shift to using GPUs for general purpose compuing, ...
  • Design space explorations for streaming accelerators using streaming architectural simulator 

    Shafiq, Muhammad; Pericas, Miquel; Navarro, Nacho; Ayguadé Parra, Eduard (Institute of Electrical and Electronics Engineers (IEEE), 2013)
    Text en actes de congrés
    Accés obert
    In the recent years streaming accelerators like GPUs have been pop-up as an effective step towards parallel computing. The wish-list for these devices span from having a support for thousands of small cores to a nature ...
  • Enabling preemptive multiprogramming on GPUs 

    Tanasic, Ivan; Gelado Fernandez, Isaac; Cabezas, Javier; Ramírez Bellido, Alejandro; Navarro, Nacho; Valero Cortés, Mateo (Institute of Electrical and Electronics Engineers (IEEE), 2014)
    Text en actes de congrés
    Accés obert
    GPUs are being increasingly adopted as compute accelerators in many domains, spanning environments from mobile systems to cloud computing. These systems are usually running multiple applications, from one or several users. ...
  • Experimental assessment of a high performance back-end PCE for Flexgrid optical network re-optimization 

    Gifre Renom, Lluís; Velasco Esteban, Luis Domingo; Navarro, Nacho; Junyent Giralt, Gabriel (The Optical Society (OSA), 2014)
    Text en actes de congrés
    Accés restringit per política de l'editorial
    A specialized high performance Graphics Processing Unit (GPU)-based back-end Path Computation Element (PCE) to compute re-optimization in Flexgrid networks is presented. Experimental results show 6x speedups compared to ...
  • Hardware-software coherence protocol for the coexistence of caches and local memories 

    Álvarez, Lluc; Vilanova, Lluís; González Tallada, Marc; Martorell Bofill, Xavier; Navarro, Nacho; Ayguadé Parra, Eduard (2015-01-01)
    Article
    Accés obert
    Cache coherence protocols limit the scalability of multicore and manycore architectures and are responsible for an important amount of the power consumed in the chip. A good way to alleviate these problems is to introduce ...
  • High-performance reverse time migration on GPU 

    Cabezas, Javier; Ayala Polo, Mauricio; Gelado Fernandez, Isaac; Morancho Llena, Enrique; Navarro, Nacho; Cela Espín, José M. (2009-11)
    Text en actes de congrés
    Accés obert
    Partial Differential Equations (PDE) are the heart of most simulations in many scientific fields, from Fluid Mechanics to Astrophysics. One the most popular mathematical schemes to solve a PDE is Finite Difference (FD). In ...
  • iONE: an environment for experimentally assessing in-operation network planning algorithms 

    Gifre Renom, Lluís; Navarro, Nacho; Asensio Garcia, Adrian; Ruiz Ramírez, Marc; Velasco Esteban, Luis Domingo (Institute of Electrical and Electronics Engineers (IEEE), 2015)
    Text en actes de congrés
    Accés restringit per política de l'editorial
    Huge amount of algorithmic research is being done in the field of optical networks, including Routing and Spectrum Allocation (RSA), elastic operations, spectrum defragmentation, and other re-optimization algorithms. ...
  • Nanos compiler: supporting flexible multilevel parallelism exploitation in OpenMP 

    González Tallada, Marc; Ayguadé Parra, Eduard; Martorell Bofill, Xavier; Labarta Mancho, Jesús José; Navarro, Nacho; Oliver, J. (2000-10)
    Article
    Accés restringit per política de l'editorial
    This paper describes the support provided by the NanosCompiler to nested parallelism in OpenMP. The NanosCompiler is a source-to-source parallelizing compiler implemented around a hierarchical internal program representation ...
  • On-Chip memories, the OS perspective 

    Villavieja Prados, Carlos; Gelado Fernandez, Isaac; Ramírez Bellido, Alejandro; Navarro, Nacho (2008-06-04)
    Text en actes de congrés
    Accés obert
    This paper is a work in progress study of the operating system services required to manage on-chip memories. We are evaluating different CMP on-chip memories configurations. Chip-MultiProcessors (CMP) architectures ...
  • Optimization of atmospheric transport models on HPC platforms 

    de la Cruz, Raúl; Folch, Arnau; Farré, Pau; Cabezas, Javier; Navarro, Nacho; Cela, José M. (Elsevier, 2016-12)
    Article
    Accés restringit per política de l'editorial
    The performance and scalability of atmospheric transport models on high performance computing environments is often far from optimal for multiple reasons including, for example, sequential input and output, synchronous ...
  • Optimization of atmospheric transport models on HPC platforms 

    De la Cruz Martinez, Raul; Folch, Arnau; Farré, Pau; Cabezas, Javier; Navarro, Nacho; Cela Espín, José M. (2016-12)
    Article
    Accés restringit per política de l'editorial
    The performance and scalability of atmospheric transport models on high performance computing environments is often far from optimal for multiple reasons including, for example, sequential input and output, synchronous ...
  • Predictive runtime code scheduling for heterogeneous architectures 

    Jimenez, Victor; Vilanova, Lluis; Gelado Fernandez, Isaac; Gil, Marisa; Fursin, Gregori; Navarro, Nacho (2009)
    Text en actes de congrés
    Accés obert
    Heterogeneous architectures are currently widespread. With the advent of easy-to-program general purpose GPUs, virtually every re- cent desktop computer is a heterogeneous system. Combining the CPU and the GPU brings ...
  • Simulating next-generation Cyber-physical computing platforms 

    Burgio, Paolo; Álvarez Martínez, Carlos; Ayguadé Parra, Eduard; Filgueras Izquierdo, Antonio; Jiménez González, Daniel; Martorell Bofill, Xavier; Navarro, Nacho; Giorgi, Roberto (2015)
    Text en actes de congrés
    Accés restringit per política de l'editorial
    In specific domains, such as cyber-physical systems, platforms are quickly evolving to include multiple (many-) cores and programmable logic in a single system-on-chip, while includ- ing interfaces to commodity ...