Browsing by Author "Kumar, Rakesh"
Now showing items 1-5 of 5
-
Assisting static compiler vectorization with a speculative dynamic vectorizer in an HW/SW codesigned environment
Kumar, Rakesh; Martínez, Alejandro; González Colás, Antonio María (2016-01-01)
Article
Open AccessCompiler-based static vectorization is used widely to extract data-level parallelism from computation-intensive applications. Static vectorization is very effective in vectorizing traditional array-based applications. ... -
Dynamic selective devectorization for efficient power gatting of SIMD units in a HW/SW co-designed enviromment
Kumar, Rakesh; Martínez, Alejandro; González Colás, Antonio María (IEEE Computer Society Publications, 2013)
Conference report
Open AccessLeakage power is a growing concern in current and future microprocessors. Functional units of microprocessors are responsible for a major fraction of this power. Therefore, reducing functional unit leakage has received ... -
HW/SW co-designed processors: Challenges, design choices and a simulation infrastructure for evaluation
Kumar, Rakesh; Cano, José; Brankovic, Aleksandar; Pavlou, Demos; Stavrou, Kyriakos; Gibert Codina, Enric; Martínez, Alejandro; González Colás, Antonio María (Institute of Electrical and Electronics Engineers (IEEE), 2017)
Conference report
Open AccessImproving single thread performance is a key challenge in modern microprocessors especially because the traditional approach of increasing clock frequency and deep pipelining cannot be pushed further due to power constraints. ... -
Optimizing SIMD execution in HW/SW co-designed processors
Kumar, Rakesh (Universitat Politècnica de Catalunya, 2014-07-24)
Doctoral thesis
Open AccessSIMD accelerators are ubiquitous in microprocessors from different computing domains. Their high compute power and hardware simplicity improve overall performance in an energy efficient manner. Moreover, their replicated ... -
Quantitative characterization of the software layer of a HW/SW co-designed processor
Cano Reyes, José; Kumar, Rakesh; Brankovic, Aleksandar; Pavlou, Demos; Stavrou, Kyriakos; Gibert Codina, Enric; Martínez, Alejandro; González Colás, Antonio María (Institute of Electrical and Electronics Engineers (IEEE), 2016)
Conference report
Open AccessHW/SW co-designed processors currently have a renewed interest due to their capability to boost performance without running into the power and complexity walls. By employing a software layer that performs dynamic binary ...