Browsing by Author "Moreto Planas, Miquel"
Now showing items 1-20 of 120
-
A case for code-representative microbenchmarks
(Barcelona Supercomputing Center, 2017-05-04)
Conference report
Open AccessMicrobenchmarks are fundamental in the design of a microarchitecture. They allow rapid evaluation of the system, while incurring little exploration overhead. One key design aspect is the thermal design point (TDP), the ... -
A FM-index transformation to enable large k-steps
(Barcelona Supercomputing Center, 2019-05-07)
Conference report
Open Access -
A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness
(ACM, 2013)
Conference report
Open AccessComputing workloads often contain a mix of interactive, latency-sensitive foreground applications and recurring background computations. To guarantee responsiveness, interactive and batch applications are often run on ... -
A hardware/software co-design of K-mer counting using a CAPI-enabled FPGA
(Institute of Electrical and Electronics Engineers (IEEE), 2020)
Conference report
Open AccessAdvances in Next Generation Sequencing (NGS) technologies have caused the proliferation of genomic applications to detect DNA mutations and guide personalized medicine. These applications have an enormous computational ... -
A security model for randomization-based protected caches
(2022)
Article
Open AccessCache side-channel attacks allow adversaries to learn sensitive information about co-running processes by using only access latency measures and cache contention. This vulnerability has been shown to lead to several ... -
A vulnerability factor for ECC-protected memory
(Institute of Electrical and Electronics Engineers (IEEE), 2019)
Conference report
Open AccessFault injection studies and vulnerability analyses have been used to estimate the reliability of data structures in memory. We survey these metrics and look at their adequacy to describe the data stored in ECC-protected ... -
Accelerating edit-distance sequence alignment on GPU using the wavefront algorithm
(Institute of Electrical and Electronics Engineers (IEEE), 2022-06-10)
Article
Open AccessSequence alignment remains a fundamental problem with practical applications ranging from pattern recognition to computational biology. Traditional algorithms based on dynamic programming are hard to parallelize, require ... -
Accurate and efficient constrained molecular dynamics of polymers using Newton's method and special purpose code
(2023-07)
Article
Open AccessIn molecular dynamics simulations we can often increase the time step by imposing constraints on bond lengths and bond angles. This allows us to extend the length of the time interval and therefore the range of physical ... -
Adapting cache partitioning algorithms to pseudo-LRU replacement policies
(Institute of Electrical and Electronics Engineers (IEEE), 2010)
Conference report
Open AccessRecent studies have shown that cache partitioning is an efficient technique to improve throughput, fairness and Quality of Service (QoS) in CMP processors. The cache partitioning algorithms proposed so far assume Least ... -
Adaptive and application dependent runtime guided hardware prefetcher reconfiguration on the IBM Power7
(2015)
Conference report
Open Access -
Adaptive power shifting for power-constrained heterogeneous systems
(Institute of Electrical and Electronics Engineers (IEEE), 2023-03-01)
Article
Open AccessThe number and heterogeneity of compute devices, even within a single compute node, has been steadily on the rise. Since all systems must operate under a power cap, the number of discrete devices that can run simultaneously ... -
An academic RISC-V silicon implementation based on open-source components
(Institute of Electrical and Electronics Engineers (IEEE), 2020)
Conference report
Open AccessThe design presented in this paper, called preDRAC, is a RISC-V general purpose processor capable of booting Linux jointly developed by BSC, CIC-IPN, IMB-CNM (CSIC), and UPC. The preDRAC processor is the first RISC-V ... -
An FPGA accelerator of the wavefront algorithm for genomics pairwise alignment
(Institute of Electrical and Electronics Engineers (IEEE), 2021)
Conference report
Open AccessIn the last years, advances in next-generation sequencing technologies have enabled the proliferation of genomic applications that guide personalized medicine. These applications have an enormous computational cost due to ... -
An optimized predication execution for SIMD extensions
(Institute of Electrical and Electronics Engineers (IEEE), 2019)
Conference lecture
Open AccessVector processing is a widely used technique to improve performance and energy efficiency in modern processors. Most of them rely on predication to support divergence control. However, performance and energy consumption ... -
AnchorWave: Sensitive alignment of genomes with high sequence diversity, extensive structural polymorphism, and whole-genome duplication
(2022-01-04)
Article
Open AccessMillions of species are currently being sequenced, and their genomes are being compared. Many of them have more complex genomes than model systems and raise novel challenges for genome alignment. Widely used local alignment ... -
Architectural support for task dependence management with flexible software scheduling
(Institute of Electrical and Electronics Engineers (IEEE), 2018)
Conference report
Open AccessThe growing complexity of multi-core architectures has motivated a wide range of software mechanisms to improve the orchestration of parallel executions. Task parallelism has become a very attractive approach thanks to its ... -
Asynchronous and exact forward recovery for detected errors in iterative solvers
(2018-03-19)
Article
Open AccessCurrent trends and projections show that faults in computer systems become increasingly common. Such errors may be detected, and possibly corrected transparently, e.g. by Error Correcting Codes (ECC). For a program to be ... -
ATM: approximate task memoization in the runtime system
(Institute of Electrical and Electronics Engineers (IEEE), 2017)
Conference report
Open AccessRedundant computations appear during the execution of real programs. Multiple factors contribute to these unnecessary computations, such as repetitive inputs and patterns, calling functions with the same parameters or bad ... -
BST: A BookSim-based toolset to simulate NoCs with single- and multi-hop bypass
(Institute of Electrical and Electronics Engineers (IEEE), 2020)
Conference report
Open AccessNetwork-on-Chips are a critical part of modern multiprocessors and their relevance will grow with the number of cores. The development of future NoC designs relies on detailed simulation models that accurately estimate ... -
CATA: Criticality aware task acceleration for multicore processors
(Institute of Electrical and Electronics Engineers (IEEE), 2016)
Conference report
Open AccessManaging criticality in task-based programming models opens a wide range of performance and power optimization opportunities in future manycore systems. Criticality aware task schedulers can benefit from these opportunities ...
