Ph.D. Thesis

MULTI LOOK-UP TABLE DIGITAL PREDISTORTION FOR RF POWER AMPLIFIER LINEARIZATION

Author: Pere Lluis Gilabert Pinal
Advisors: Dr. Eduard Bertran Albertí
Dr. Gabriel Montoro López

Control Monitoring and Communications Group
Department of Signal Theory and Communications
Universitat Politècnica de Catalunya

Barcelona, December 2007
Chapter 1

Introduction

1.1 Motivation

Signal integrity, together with low cost and low consumption, is a bottleneck in wireless systems. In future, from an European perspective, the goal is to be ‘always best connected and served’ (ABC & S) in a world populated by multiple overlapping heterogeneous wireless access networks [O’D03]. Wireless equipment will be supported by network and terminal dynamic re-configurability capabilities (e.g. auto-installation of a new air interface based on software defined radio, SDR, platform) and application adaptability. Much of this functionality will be supported by a greatly increased intelligence at the network edge, especially in the mobile terminals.

On the other hand, current works regarding the needs of wireless communications equipment agree in highlighting the importance of reducing power consumption to cut running costs as an added value [Ali05], [Cri05]. Besides, linearity requirements are specified in communication standards and thus reducing unacceptable distortions is mandatory. Nevertheless, new standards enhancing high data rates by means of spectrally efficient complex modulation schemes require amplifiers handling signals presenting high Peak-to-Average Power Ratios (PAPRs).

The power amplifier (PA) is not only one of the most power consuming components in the transmitter, but also the responsible for the main nonlinear effects in the transmitter chain. In addition, spectrally efficient modulation formats are unfortunately very sensitive to the inter-modulation distortion (IMD) that results from nonlinearities in the RF transmitter chain, mainly due to PA nonlinear behavior. This implies that for having linear amplification, significant back-off levels are required, thus penalizing PAs power efficiency. For example, in the cellular telephony context, PAs have to support some of the code division multiple access family (CDMA2000, W-CDMA) of wireless standards exhibiting in single carrier applications typical PAPR figures around 10 dB. In a broadband access context, communications standards such as IEEE 802.11a, DVB-T or the IEEE 802.16 consider the use of OFDM signals presenting even higher PAPRs.
1.1. Motivation

Figure 1.1: Nineteenth century wireless telegraph.

(up to 14 dB) and bandwidths up to 20 MHz or wider.

Furthermore, multicarrier PA technology in base stations, in which the PA handles a composite RF signal resulting from the sum of several independent modulated carriers, the linearity against efficiency trade-off, is aggravated. The PA has to cope with wider bandwidths and significantly higher PAPR figures, thus back-off has to be further increased to provide linear amplification, unless we consider the use of PA linearizers.

Among linearizers, digital predistortion (DPD) has arisen as a versatile linearization technique with a high potential in linearization performance due to the availability of current fast Digital Signal Processing (DSP) hardware, replacing feedforward as mainstream technique in commercially available base station products [xil07], [int05], [sie07], [alt03].

Besides the power efficiency problem, coping with high speed envelope signals makes designers reconsider the degradation suffered from PA memory effects, since their impact is more relevant as signal bandwidth increases. Actually, the PA dynamics causes the amplified signal to be not only a function of the input signal amplitude at the same instant, but to be also dependent on the history of the input-output signals as well. Therefore, if we consider the use of PA linearizers it is necessary to consider not only the classic trade-off between linearity and efficiency, but also PA memory effects.

This Ph.D. thesis provides a contribution to the study of digital predistortion linearization, proposing a new DPD prototype whose characteristics and performance are presented and validated by means of simulation and experimental results. A more detailed description of the related topics concerning our particular objective is provided in the following subsection.
Chapter 1. Introduction

1.2 Outline of Thesis

This Ph. D. thesis covers different topics related to power amplifier linearization, from the problem statement to the implementation of a new multi-LUT based digital predistortion linearizer. The main body of this thesis is schematically depicted in Fig. 1.2.

In concrete, Chapter 1 describes the motivation of the work, the outline of the Ph.D. thesis and some research contributions in terms of the author’s publications.

In Chapter 2 we present the problematic associated to PA nonlinear behavior. Power amplifier linearization is a well known problem extendedly presented in literature, but still open since it has to continuously handle with new communication scenarios where linear amplification is a must and power efficiency is an important figure of merit. In this Chapter the inherent nonlinear behavior associated to PA is exposed, including more recent issues regarding the degradation suffered in linearity performance due to PA memory effects.

Chapter 3 provides a survey of the state of the art in PA linearization techniques. The current allowance of high speed digital signal processors (DSP’s) not only have revived classical analogue solutions, such as the Kahn’s envelope elimination and restoration (EE&R) or the outphasing techniques, but also have facilitated new approaches to the linearization problem. A general overview covering from Black’s classical feedback or feedforward to more recent contributions in digital predistortion are presented in this Chapter.

Focusing our contribution in the field of digital predistortion linearization, Chapter 4 presents an overview of PA behavioral models, a key issue towards a future DPD linearization. In this
Chapter 1.3 Research Contributions

In this Chapter we expose the basis and needs of PA behavioral modeling when it is oriented to a final DPD implementation. In addition, an overview of the most common structures used to model PA nonlinear dynamics is presented. At the end of this Chapter, our particular contribution to this topic, consisting in a nonlinear auto-regressive moving average (NARMA) PA model, is deeply explained. Additionally, we propose a technique to reduce models complexity which is also detailed within this Chapter.

Chapter 5 is specifically focused in presenting our particular contribution in DPD linearization. In this Chapter a first introduction of some basic concepts regarding LUT organization is provided, to continue exposing identification methods to extract the DPD function, in which we contribute presenting a new predictive extraction method. The DPD function derivation into a set of multiple LUTs, as well as different configurations for the DPD adaptation process are also discussed within this Chapter.

Chapter 6 addresses the hardware implementation of the new DPD linearizer proposed in Chapter 5. This Chapter is aimed at validating the functioning of the proposed DPD in terms of nonlinear distortion compensation and linearity enhancement. Moreover, it provides an insight view of some issues related to DPD implementation in digital signal processors, such as DPD reliability in the adaptation process, power consumption and the overall system efficiency.

Finally, Chapter 7 concludes the thesis and proposes possible future lines of research.

1.3 Research Contributions

The main contribution of this Ph.D. thesis consists in the design of an adaptive DPD based in a new recursive PA behavioral model. To show its good linearization performance, the DPD has been implemented and experimentally validated.

In the following, the research contributions are organized by chapters according to their contents.

Chapter 3

Some previous contributions in system level linearization, concretely in Feedforward and Cartesian Feedback with reference model linearizers, have been published in one book chapter and four conference papers:


Chapter 4

The main contributions in this chapter regarding the design and simplification of PA behavioral models for digital predistortion, have been published in one book chapter, one journal paper, six conference papers and one international workshop presentation:


1.3. Research Contributions


Chapter 5

The main contributions in this chapter are oriented at presenting our particular digital predistorter and have been published in two journal papers, two conference papers and two international workshop presentations:


Chapter 1. Introduction


Chapter 6

Experimental results regarding our proposed adaptive digital predistorter presented in this chapter have been published in three conference papers and one paper submitted to a journal:


Other

Other publications not directly related to the main topic of this thesis are:

1.3. Research Contributions
