



Ph.D. Thesis

MULTI LOOK-UP TABLE DIGITAL
PREDISTORTION FOR RF POWER
AMPLIFIER LINEARIZATION

Author: Pere Lluis Gilabert Pinal

Advisors: Dr. Eduard Bertran Albertí
Dr. Gabriel Montoro López

Control Monitoring and Communications Group
Department of Signal Theory and Communications
Universitat Politècnica de Catalunya

Barcelona, December 2007

to my family,

The true delight is in the finding out rather than in the knowing.

Isaac Asimov

Abstract

This Ph.D. thesis addresses the design of a new Digital Predistortion (DPD) linearizer capable to compensate the unwanted nonlinear and dynamic behavior of power amplifiers (PAs). The distinctive characteristic of this new adaptive DPD is its deduction from a Nonlinear Auto Regressive Moving Average (NARMA) PA behavioral model and its particular multi look-up table (LUT) architecture that allows its implementation in a Field Programmable Gate Array (FPGA) device.

The DPD linearizer presented in this thesis operates at baseband, thus becoming independent on the final RF frequency band and making it suitable for multiband or reconfigurable scenarios. Moreover, the proposed DPD takes into account PA memory effects compensation which represents an step forward in overcoming classical limitations of memoryless predistorters. Compared to more computational complex DPDs with dynamic compensation, such Time-Delayed Neural Networks (TDNN), this new DPD takes advantage of the recursive nature of the NARMA structure to relax the number of LUTs required to compensate memory effects in PAs. Furthermore, its parallel multi-LUT architecture is scalable, that is, permits enabling or disabling the contribution of specific LUTs depending on the dynamics presented by a particular PA.

In a first approach, it is necessary to identify a NARMA PA behavioral model. The extraction of PA behavioral models for DPD linearization purposes is carried out by means of input and output complex envelope signal observations. One of the major advantages of the NARMA structure regards its capacity to deal with the existing trade-off between computational complexity and accuracy in PA behavioral modeling. To reinforce this compromise, heuristic search algorithms such the Simulated Annealing or Genetic Algorithms are utilized to find the best sparse delays that permit accurately reproducing the PA nonlinear dynamic behavior. However, due to the recursive nature of the NARMA model, an stability test becomes a previous requisite before advancing towards DPD linearization.

Once the PA model is identified and its stability verified, the DPD function is extracted applying a predictive predistortion method. This identification method relies just on the PA NARMA model and consists in adaptively forcing the PA to behave as a linear device. Focusing in the DPD implementation, it is possible to map the predistortion function in a FPGA, but to fulfill this objective it is first necessary to express the predistortion function as a combined set of LUTs.

In order to store the DPD function into a FPGA, it has to be stated in terms of parallel and cascade Basic Predistortion Cells (BPCs), which are the fundamental building blocks of the NARMA based DPD. A BPC is formed by a complex multiplier, a dual port RAM memory block acting as LUT and an address calculator. The LUT contents are filled following an uniform spacing procedure and its indexing is performed with the amplitude (modulus) of the signal's

envelope.

Finally, the DPD adaptation consists in monitoring the input-output data and performing frequent updates of the LUT contents that conform the BPCs. This adaptation process can be carried out in the same FPGA in charge of performing the DPD function, or alternatively can be performed by an external device (i.e. a DSP device) in a different time-scale than real-time operation.

To support all the theoretical design and to prove the linearization performance achieved by this new DPD, simulation and experimental results are provided. Moreover, some issues derived from practical experimentation, such as power consumption and efficiency, are also reported and discussed within this thesis.

Resum

Aquesta Tesi Doctoral se centra en el disseny d'un nou linealitzador de Predistorsió Digital (*Digital Predistortion* - DPD) capaç de compensar la dinàmica i els efectes no lineals introduïts pels Amplificadors de Potència (*Power Amplifiers* - PAs). Un dels trets més rellevants d'aquest nou predistorsionador digital i adaptatiu consisteix en ser deduïble a partir d'un model de PA anomenat *Nonlinear Auto-Regressive Moving Average* (NARMA). A més, la seva arquitectura multi-*Look-Up Table* (LUT) permet la implementació en un dispositiu *Field Programmable Gate Array* (FPGA).

La funció de predistorsió es realitza en banda base, per tant, és independent de la banda freqüencial on es durà a terme l'amplificació del senyal de RF, el que pot resultar útil si tenim en compte escenaris multibanda o reconfigurables. D'altra banda, el fet que aquest DPD tingui en compte els efectes de memòria introduïts pel PA, representa una clara millora de les prestacions aconseguides per un simple DPD sense memòria. En comparació amb d'altres DPDs basats en models més computacionalment complexos, com és el cas de les xarxes neuronals amb memòria (*Time-Delayed Neural Networks* - TDNN), la estructura recursiva del DPD proposat permet reduir el nombre de LUTs necessàries per compensar els efectes de memòria del PA. A més, la seva estructura multi-LUT permet l'escalabilitat, és a dir, activar or desactivar les LUTs que formen el DPD en funció de la dinàmica que presenti el PA.

En una primera aproximació al disseny del DPD, és necessari identificar el model NARMA del PA. L'extracció del model comportament del PA es duu a terme a partir de mostres d'entrada i sortida de l'envoltant complexa del senyal. Un dels majors avantatges que presenta el model NARMA és la seva capacitat per trobar un compromís entre la fidelitat en l'estimació del PA i la complexitat computacional introduïda. Per reforçar aquest compromís, l'ús d'algoritmes heurístics de cerca, com són el Simulated Annealing o els Genetic Algorithms, s'utilitzen per trobar els retards que millor caracteritzen la memòria del PA i per tant, permeten la reducció del nombre de coeficients necessaris per caracteritzar-la. Tot i així, la naturalesa recursiva del model NARMA comporta que, de cara a garantir l'estabilitat final del DPD, cal dur a terme un estudi previ sobre l'estabilitat del model.

Una vegada s'ha obtingut el model NARMA del PA i s'ha verificat l'estabilitat d'aquest, es procedeix a l'obtenció de la funció de predistorsió a través del mètode d'identificació predictiu. Aquest mètode es basa en la continua identificació del model NARMA del PA i posteriorment, a partir del model obtingut, es força al PA perquè es comporti de manera lineal. Per poder implementar la funció de predistorsió en la FPGA, cal primer expressar-la en forma de combinacions en paral·lel i cascada de les anomenades *Cel·les Bàsiques de Predistorsió* (BPCs), que són les unitats fonamentals que componen el DPD. Una BPC està formada per un multiplicador complex, un port RAM dual que actua com a LUT (taula de registres) i un calculador d'adreces. Les

LUTs s'omplen tenint en compte una distribució uniforme dels continguts i l'indexat d'aquestes es duu a terme mitjançant el mòdul de l'envoltant del senyal.

Finalment, l'adaptació del DPD consisteix en monitoritzar els senyals d'entrada i sortida del PA i anar duent a terme actualitzacions periòdiques del contingut de les LUTs que formen les BPCs. El procés d'adaptació del contingut de les LUTs es pot dur a terme en la mateixa FPGA encarregada de fer la funció de predistorsió, o de manera alternativa, pot ser duta a terme per un dispositiu extern (com per exemple un DSP - *Digital Signal Processor*) en una escala de temps més relaxada.

Per validar l'exposició teòrica i provar el bon funcionalment del DPD proposat en aquesta Tesi, es proporcionen resultats tant de simulació com experimentals que reflecteixen els objectius assolits en la linealització del PA. A més, certes qüestions derivades de la implementació pràctica, tals com el consum de potència o la eficiència del PA, són també tractades amb detall.

Acknowledgements

First of all I want to thank my advisors Eduard Bertran and Gabriel Montoro for their guidance and support in the elaboration of this thesis. I am grateful to Eduard for the faith he put in me from the beginning, he has been really encouraging allowing me freedom in exploring new ideas while giving me directions and support whenever needed. I want to thank Gabriel for introducing me in his *maieutical* conception of finding out, where even the most insignificant issue can finally contain a world of knowledge. His scientific persistence and commitment have influenced me during my study and will continue to shape my skills in the future.

I want to thank my dear colleagues Albert Cesari from LAAS-CNRS and Daniel Silveira from TUW whose help and fruitful ideas can be found within this thesis and in several joint publications. From the intense collaboration with Albert (a real guru in FPGA programming) and Daniel (really experimented in behavioral modeling) chapters six and four of this thesis have definitely been enriched with their contributions.

This thesis has been developed in the framework of the EU network TARGET "Top Amplifier Research Group in a European Team" (IST-1-507893-NOE) and also supported by the Spanish Government (TEC2005-07985-C03-02). I want to thank several researchers from different institutions that I have had the honor to meet and have inspired my work with their valuable discussions, suggestions and comments. Therefore, I want to specially thank Máirtín O'Droma from the *University of Limerick*, Mike Gadringer and Markus Mayer from the *Technische Universität Wien*, José Carlos Pedro, Pedro Lavrador and Telmo Cunha from the *Instituto de Telecomunicações in Aveiro*, Ángel Mediavilla and José Ángel García from the *Universidad de Cantabria*, Alessandro Cidronali from the *Università degli Studi di Firenze* and Dominique Schreurs from the *Katholieke Universiteit Leuven*.

I seize the occasion to thank also Eduard B., Gabriel M., Olga M., Toni P. and Josep M^a J. for their help and support in the courses I have lectured in the Escola Politècnica Superior de Castelldefels (UPC).

I cannot miss the opportunity to thank my colleagues of the *EPSC Tuperware Club*, Ruben Q., Gabriel M., Elli K., Mario G., Toni P., David D., Javier V., Jaume P., Salvatore E., Juan S. and el Jové for making lunch break (and rainy dinners) a delightful time for *freakstorming*. On the other hand, I want to thank all members of the EPSC for creating a positive environment to work, specially to my TSC *neighbors* Jordi B., Toni G., Jordi H., Jose Luis V., Silvia R., Carlos C., Francesc T. and Toni R..

Someone said that a friend is one who knows you, but loves you anyway... therefore I want to thank my dear friends from Vilanova and Barcelona (wherever they live now and without

specifying names since they already know they are my friends) for being always there and just being themselves.

Last but not least, I want to show my gratitude to Lorenza for being there for me, supporting with stoicism my mood in the morning and being so understanding and supportive when the situation required it.

Finally, I dedicate my thesis to my parents, grandparents and sisters (and the rest of the family too) for the education they have given me, their support, their trust and their unconditional love.

Pere Ll. Gilabert Pinal

Barcelona, December 2007.

Contents

Acronyms	xvii
1 Introduction	1
1.1 Motivation	1
1.2 Outline of Thesis	3
1.3 Research Contributions	4
2 Problem Statement: The Requirements for Linearity	9
2.1 Nonlinear Distortion of an Amplifier	9
2.1.1 Series Representation of a Nonlinear Amplifier	9
2.1.2 Power Amplifier Nonlinear Effects and Common Nonlinearity Measures .	10
2.1.3 Power Amplifier Two-tone Test and Nonlinearity Measures	12
2.1.4 Nonlinearity Measures for Modulated Signals	15
2.2 Trade Off Between Linearity and Efficiency	18
2.3 Power Amplifier Memory Effects	20
2.4 Summary	22
3 Overview of Linearization Techniques	25
3.1 Introduction	25
3.2 Circuit Level Linearization	26
3.3 System Level Linearization	29
3.3.1 Feedback Linearizers	30
3.3.2 Feedforward Linearizers	35
3.3.3 LINC and CALLUM Linearizers	37
3.3.4 Envelope Elimination and Restoration Linearizers (EE&R)	39

3.3.5	Predistortion Linearizers	40
3.4	Summary: Strengths and Challenges of System Level Linearization Techniques .	43
4	Power Amplifier Behavioral Models for Digital Predistortion	47
4.1	Introduction	47
4.2	Memoryless Power Amplifier Behavioral Models	49
4.2.1	Saleh Model	50
4.2.2	Memoryless Polynomial Model	50
4.2.3	Fourier Series Model	51
4.2.4	Bessel Functions Memoryless Polynomial Model	51
4.3	Power Amplifier Behavioral Models with Memory Effects	52
4.3.1	Artificial Neural Networks: Time Delay Neural Networks	53
4.3.2	Volterra Series Model	56
4.3.3	Nonlinear Auto-Regressive Moving Average Models	66
4.4	Optimum Delays Calculation for Behavioral Models	72
4.4.1	Simulated Annealing	74
4.4.2	Genetic Algorithms	76
4.4.3	Results of an Optimal Delay Search Using Heuristic Search Algorithms .	78
4.5	Comparative among Some Common Behavioral Models	80
4.6	Summary	83
5	Adaptive Digital Baseband Predistortion Linearization	85
5.1	Introduction	85
5.2	Look-up Table Organization	87
5.2.1	LUT Schemes	88
5.2.2	LUT Size and Word Length	89
5.2.3	LUT Spacing	90
5.3	Identification Approaches	92
5.3.1	Indirect Learning: Postdistortion and Translation Method	92
5.3.2	Predictive Predistortion Method	97
5.4	Adaptation Process: Look-up Table Updates	99
5.4.1	External Adaptation Description	100
5.4.2	External Adaptation Simulation Results	103

5.4.3	FPGA Real-Time Adaptation Description	111
5.4.4	FPGA Real Time Adaptation Simulation Results	116
5.5	Summary	117
6	Experimental Results	123
6.1	Introduction	123
6.2	Experimental Setup	124
6.2.1	Base Band Setup	124
6.2.2	RF Setup	126
6.2.3	Implemented LUT Configuration	128
6.2.4	Assessment Metrics and Definitions	129
6.3	Experimental Results	130
6.3.1	General Testing	130
6.3.2	Single Carrier WCDMA Signal Test	134
6.3.3	The Adaptation Policy	136
6.3.4	DPD Power Consumption	140
6.4	DPD as Enabler to Improve PA Efficiency	142
6.5	Summary	144
7	Conclusion and Future Work	147
7.1	Conclusion	147
7.2	Future Work	149
Bibliography		

Acronyms

ABC & S	Always Best Connected and Served.
ACLR	Adjacent Channel Leakage power Ratio.
ACEPR	Adjacent Channel Error Power Ratio.
ACPR	Adjacent Channel Power Ratio.
AM/AM	Amplitude Modulation to Amplitude Modulation conversion.
AM/PM	Amplitude Modulation to Phase Modulation conversion.
ANN	Artificial Neural Network.
AWGN	Additive White Gaussian Noise.
BB	Baseband.
BER	Bit Error Rate.
BO	Back-off.
BPC	Basic Predistorter Cell (or Basic Predistortion Cell).
BPSK	Binary Phase Shift Keying.
CALLUM	Combined Analog-Locked Loop Universal Modulator.
cdf	cumulative density function.
CDMA	Code Division Multiple Access.
CFB	Cartesian Feedback.
CFB-RM	Cartesian Feedback with Reference Model.
cte	constant.
DPD	Digital Predistortion (or Digital Predistorter).
DSP	Digital Signal Processor (or Digital Signal Processing).
DVB	Terrestrial Digital Video Broadcasting.
etc.	etcetera.
EE&R	Envelope Elimination and Restoration.
ETSI	European Telecommunications Standards Institute.
EVM	Error Vector Magnitude.
FET	Field-Effect Transistor.
FFT	Fast Fourier Transform.

FIR	Finite Impulse Response.
FOM	Figure Of Merit.
FPGA	Field-Programmable Gate Array.
GA	Genetic Algorithm.
GS	Gradient Search.
GSM	Global System for Mobile communications.
HD	Harmonic Distortion.
I	In-phase.
IBO	Input Back-off.
IEEE	Institute of Electrical and Electronics Engineers.
IF	Intermediate Frequency.
IFFT	Inverse Fast Fourier Transform.
IIR	Infinite Impulse Response.
IMD	Intermodulation Distortion.
IMP	Intermodulation Products.
ISI	Inter-Symbol-Interference.
LINC	LInear amplification using Nonlinear Components.
LMS	Least Mean Squares.
LO	Local Oscillator.
LS	Least Squares.
LTI	Linear Time-Invariant.
LUT	Look-Up Table.
MLP	Multilayer Perceptron.
MMC	Metropolis Monte Carlo.
MOSFET	Metal Oxide Semiconductor Field-Effect Transistor.
MSE	Mean Square Error.
NARMA	Nonlinear Auto-Regressive Moving Average.
NMA	Nonlinear Moving Average.
NMSE	Normalized Mean Square Error.
NN	Neural Network.
OBO	Output Back-off.
OFDM	Orthogonal Frequency Division Multiplexing.
PA	Power Amplifier.
PAE	Power Added Efficiency.
PAPR	Peak-to-Average Power Ratio.
PD	Predistortion.

pdf	probability density function.
PHY	Physical layer.
PSA	Performance Spectrum Analyzer.
PSK	Phase Shift Keying.
Q	Quadrature.
QAM	Quadrature Amplitude Modulation.
QoS	Quality of Service.
QPSK	Quadrature Phase Shift Keying.
RF	Radio Frequency.
rms	root mean square.
RRC	Root Raised Cosine.
Rx.	Receiver.
SA	Simulated Annealing.
SC	Single Carrier.
SDR	Software-Defined Radio.
SER	Symbol Error Rate.
SISO	Single-Input-Single-Output.
SNR	Signal to Noise Ratio.
SVD	Singular Value Decomposition.
SSPA	Solid State Power Amplifier.
TDNN	Time-Delayed Neural Network.
Tx.	Transmitter.
TWTA	Traveling Wave Tube Amplifiers .
UMTS	Universal Mobile Telecommunications System.
VCO	Voltage-Controlled Oscillator.
vs.	versus.
VSA	Vector Signal Analyzer.
W-CDMA	Wideband Code Division Multiple Access
WiMAX	Worldwide Interoperability for Microwave Access.
WLAN	Wireless Local Area Network.

