

UNIVERSITAT POLITÈCNICA DE CATALUNYA

Departament d'Enginyeria Electrònica

**CONTRIBUCIÓ A L'ESTUDI DE
L'ACOBLEMENT PER SUBSTRAT EN
CIRCUITS INTEGRATS MIXTES**

Autor: Xavier Aragonès i Cervera

Director: Antonio Rubio Solá

Referències

Nota: s'assenyalen amb un asterisc (*) les referències a publicacions fruit d'aquesta tesi.

- [1] *Low-Noise Wide-Band Amplifiers in Bipolar and CMOS Technologies*, Z.Y. Chang, W. Sansen, Chapt. 2, Kluwer Academic Publishers, 1991.
- [2] Chenming Hu, "Future CMOS Scaling and Reliability", *Proceedings of the IEEE*, vol. 81, no. 5, pp. 682-689, May 1993.
- [3] *CAD and Testing of ICs and Systems. Where are we going?*, B. Courtois, TIMA-CMP, France 1996.
- [4] R.H. Dennard, F.H. Gaensslen, H.N. Yu, V.L. Rideout, E. Bassous, A.R. LeBlanc, "Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions", *IEEE J. Solid-State Circuits*, vol. 9, no. 5, pp. 256-267, October 1974.
- [5] B. Davari, R.H. Dennard, G.G. Shahidi, "CMOS Scaling for High Performance and Low-Power - The Next Ten Years", *Proceedings of the IEEE*, vol. 83, no. 4, pp. 595-606, April 1995.
- [6] A. Deutsch, W.D. Becker, G.A. Katopis, H. Smith, P.J. Restle, P.W. Coteus, C.W. Surovic, G.V. Kopcsay, B.J. Rubin, R.P. Dunne, T. Gallo, K.A. Jenkins, L.M. Terman, R.H. Dennard, D.R. Knebel, "Design Guidelines for Short, Medium and Long On-chip Interconnections", *Proc. IEEE Meeting on Electrical Performance of Electronic Packaging*, pp. 30-32, 1996.
- [7] G.E. Moore, "Progress in Digital Integrated Electronics", *Proc. IEEE Int. Electron Devices Meeting*, pp. 11-13, 1975.

- [8] G.E. Moore, "Lithography and the Future of Moore's Law", *Optical/Laser Microlithography VIII: Proceedings of the SPIE*, 2440, pp. 2-17, February 1995.
- [9] R.R. Schaller, "Moore's Law: Past, Present and Future", *IEEE Spectrum*, pp. 53-59, June 1997.
- [10] *The National Technology Roadmap for Semiconductors*, Semiconductor Industry Association, 1994, document available at: <http://www.sematech.org/public/roadmap/index.htm>.
- [11] *Physical Architecture of VLSI Systems*, R.J. Hannemann, A.D. Kraus, M. Precht, John Wiley & Sons, 1994.
- [12] E.T. Lewis, "An Analysis of Interconnect Line Capacitance and Coupling for VLSI Circuits", *Solid-State Electronics*, vol. 27, nos. 8/9, pp. 741-749, 1984.
- [13] S. Seki, H. Hasegawa, "Analysis of Crosstalk in Very High-Speed LSI/VLSI's Using a Coupled Multiconductor MIS Microstrip Line Model", *IEEE Trans. Microwave Theory and Techniques*, vol. 32, no. 12, pp. 1715-1720, December 1984.
- [14] F. Moll, M. Roca, A. Rubio, "Measurement of Crosstalk-Induced Delay Errors in Integrated Circuits", *Electronics Letters*, vol. 33, no. 19, pp. 1623-1624, September 1997.
- [15] F. Moll, A. Rubio, "Spurious Signals in Digital CMOS VLSI Circuits, a Propagation Analysis", *IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing*, vol. 39, no. 10, pp. 749-752, October 1992.
- [16] E. Sicard, A. Rubio, "Analysis of Crosstalk Interference in CMOS Integrated Circuits", *IEEE Trans. Electromagnetic Compatibility*, vol. 34, no. 2, pp. 124-129, May 1992.
- [17] M. Roca, F. Moll, A. Rubio, "Electric Design Rules for Avoiding Crosstalk in Microelectronic Circuits", *Proc. Power and Timing Modelling and Optimization Workshop, PATMOS*, pp. 76-83, 1994.
- [18] *Influència de les Interconnexions en el Disseny Microelectrònic*, Francesc Moll, PhD Thesis, DEE-UPC, Barcelona, 1995.
- [19] A.R. Djordjevic, T.K. Sarkar, R.F. Harrington, "Time-Domain Response of Multiconductor Transmission Lines", *Proceedings of the IEEE*, vol. 75, no. 6, pp. 743-764, June 1987.
- [20] S. Mitra, S.K. Nag, R.A. Rutenbar, L.R. Carley, "System-level Routing of Mixed-Signal ASICs in WREN", *Proc. IEEE Int. Conference on CAD*, pp. 394-399, 1992.
- [21] T. Hameenanttila, J.D. Carothers, Donghui Li, "Fast Coupled Noise Estimation for Crosstalk Avoidance in the MCG Multichip Module Autorouter", *IEEE Trans. Very Large Scale Integration Systems*, vol. 4, no. 3, pp. 356-368, September 1996.
- [22] R. Senthinathan, J.L. Prince, "Simultaneous Switching Ground Noise Calculation for Packaged CMOS Devices", *IEEE J. Solid-State Circuits*, vol. 26, no. 11, pp. 1724-1728, November 1991.

-
- [23] *Simultaneous Switching Noise of CMOS Devices and Systems*, R. Senthinathan, J.L. Prince, Kluwer Academic Publishers, 1994.
- [24] J.M. Williamson, M.S. Nakhla, Q. Zhang, P.D. van der Puije, "Ground Noise Minimization in Integrated Circuit Packages through Pin Assignment Optimization", *IEEE Trans. Components, Packaging and Manufacturing - Part B*, vol. 19, no. 2, pp. 361-367, May 1996.
- [25] R. Senthinathan, J.L. Prince, S. Nimmagadda, "Noise Immunity Characteristics of CMOS Receivers and Effects of Skewing/Damping CMOS Output Driver Switching Waveform on the Simultaneous Switching Noise", *Microelectronics Journal*, vol. 23, no. 1, pp. 29-35, March 1992.
- [26] R. Senthinathan, J.L. Prince, "Application Specific CMOS Output Driver Circuit Design Techniques to Reduce Simultaneous Switching Noise", *IEEE J. Solid-State Circuits*, vol. 28, no. 12, pp. 1383-1388, December 1993.
- [27] M. Maleki, S. Kiaei, "Enhancement Source-Coupled Logic for Mixed-Signal VLSI Circuits", *IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing*, vol. 39, no. 6, pp. 399-402, June 1992.
- [28] D.J. Allstot, S. Chee, S. Kiaei, M. Shrivastawa, "Folded Source-Coupled Logic vs. CMOS Static Logic for Low-Noise Mixed-Signal ICs", *IEEE Trans. Circuits and Systems I: Fundamental Theory and Applications*, vol. 40, no. 9, pp. 553-563, September 1993.
- [29] J.L. González, A. Rubio, "TCMOS: Low Noise Power Supply Technique for Digital ICs", *Electronics Letters*, vol. 31, no. 6, pp. 1338-1339, August 1995.
- [30] B.P. Brandt, B.A. Wooley, "A 50-MHz Multibit Sigma-Delta Modulator for 12-b 2-MHz A/D Conversion", *IEEE J. Solid-State Circuits*, vol. 26, no. 12, pp. 1746-1756, December 1991.
- [31] B.M.J. Kup, E.C. Dijksmans, P.J.A. Naus, J. Sneep, "A Bit Stream Digital-to-Analog Converter with 18-b Resolution", *IEEE J. Solid-State Circuits*, vol. 26, no. 12, pp. 1757-1763, December 1991.
- [32] J.W. Fattarusso, S. Kiriaki, M. de Wit, G. Warmar, "Self-Calibration Techniques for a Second-Order Multibit Sigma-Delta Modulator", *IEEE J. Solid-State Circuits*, vol. 28, no. 12, pp. 1216-1223, December 1993.
- [33] T. Tsuruda, M. Kobayashi, M. Tsukude, T. Yamagata, K. Arimoto, M. Yamada, "High-Speed/High Bandwidth Design Methodologies for On-Chip DRAM Core Multimedia System LSI's", *IEEE J. Solid-State Circuits*, vol. 32, no. 3, pp. 477-482, March 1997.
- [34] E.A. Vittoz, "The Design of High-Performance Analog Circuits on Digital CMOS Chips", *IEEE J. Solid-State Circuits*, vol. 20, no. 3, pp. 655-665, June 1985.
- [35] S. Takeuchi, H. Kouno, Y. Hayashi, A. Maeda, K. Okada, N. Yazawa, "A 30-MHz Mixed Analog/Digital Signal Processor", *IEEE J. Solid-State Circuits*, vol. 25, no. 6, pp. 1458-1462, December 1990.

- [36] D.B. Ribner, R.D. Baertsch, S.L. Garverick, D.T. McGrath, J.E. Krisciunas, T. Fujii, "A Third-Order Multistage Sigma-Delta Modulator with Reduced Sensitivity to Nonidealities", *IEEE J. Solid-State Circuits*, vol. 26, no. 12, pp. 1764-1774, December 1991.
- [37] D.K. Su, B.A. Wooley, "A CMOS Oversampling D/A Converter with a Current-Mode Semidigital Reconstruction Filter", *IEEE J. Solid-State Circuits*, vol. 28, no. 12, pp. 1224-1233, December 1993.
- [38] S. Masui, "Simulation of Substrate Coupling in Mixed-Signal MOS Circuits", *Proc. Symposium on VLSI Circuits*, pp. 42-43, 1992.
- [39] D.K. Su, M.J. Loinaz, B.A. Wooley, "Experimental Results and Modeling Techniques for Switching Noise in Mixed-Signal Integrated Circuits", *Proc. Symposium on VLSI Circuits*, pp. 42-43, 1992.
- [40] *MEDICI, a two dimensional device simulator program*, Technology Modeling Associated, Inc. (TMA), Palo Alto, CA, 1993.
- [41] *The PN Junction Diode*, 2^a ed., Gerald W. Neudeck, Addison Wesley Publishing Co., 1989.
- [42] A. Pun, T. Yeung, J. Lau, F.R. Clement, D. Su, "Experimental Results and Simulation of Substrate Noise Coupling via Planar Spiral Inductor in RF IC's", *Proc. IEEE Int. Electron Devices Meeting*, 1997.
- [43] N.K. Verghese, D.J. Allstot, M.A. Wolfe, "Verification Techniques for Substrate Coupling and Their Application to Mixed-Signal IC Design", *IEEE J. Solid-State Circuits*, vol. 31, no. 3, pp. 354-365, March 1996.
- [44] *Principles of CMOS VLSI Design: A Systems Perspective*, 2nd edition, Neil H.E. Weste, Kamran Eshraghian, Addison-Wesley, 1992.
- [45] M. Fukuma, W. W. Lui, "MOSFET Substrate Current Model Including Energy Transport", *IEEE Electron Device Letters*, vol. 8, no. 5, pp. 214-216, May 1987.
- [46] T. Kawahara et al., "Substrate Current Reduction Techniques for BiCMOS DRAM", *IEEE J. Solid-State Circuits*, vol. 24, no. 5, pp. 1381-1388, October 1989.
- [47] J.E. Chung et al., "Low-Voltage Hot-Electron Currents and Degradation in Deep-Submicrometer MOSFET's", *IEEE Trans. Electron Devices*, vol. 37, no. 7, pp. 1651-1656, July 1990.
- [48] R.B. Merrill, W.M. Young, K. Brehmer, "Effect of Substrate Material in Mixed Analog/Digital Integrated Circuits", *Proc. IEEE International Electron Devices Meeting*, pp. 433-436, San Francisco, December 1994.
- [49] *VLSI Design Techniques for Analog and Digital Circuits*, R.L. Geiger, P.E. Allen, N.R. Strader, McGraw-Hill Publishing Company, 1990.
- [50] * X. Aragonès, F. Moll, M. Roca, A. Rubio, "Análisis y modelación de acoplamientos parásitos a través de sustrato en circuitos CMOS", *Proc. X Congreso de Diseño de Circuitos Integrados y Sistemas*, pp. 105-110, Maspalomas, 1994.

-
- [51] M.J. Loinaz, D.K.Su, B.A. Wooley, "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits", *Symposium on VLSI Circuits Digest of Technical Papers*, pp. 40-41, 1992.
- [52] D.K. Su, M.J. Loinaz, S. Masui, B.A. Wooley, "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits", *IEEE J. Solid-State Circuits*, vol. 28, no.4, pp. 420-430, April 1993.
- [53] B.R. Stanisic, N.K. Verghese, R.A. Rutenbar, L.R. Carley, D.J. Allstot, "Addressing Substrate Coupling in Mixed-Mode IC's: Simulation and Power Distribution Synthesis", *IEEE J. Solid-State Circuits*, vol. 29, no. 3, pp. 226-237, March 1994.
- [54] * X. Aragonès, F. Moll, M. Roca, A. Rubio, "Analysis and Modelling of Parasitic Substrate Coupling in CMOS Circuits", *IEE Proceedings-Circuits Devices & Systems*, vol. 142, no. 5, pp. 307-312, October 1995.
- [55] * J.M. Casalta, X. Aragonès, A. Rubio, "Substrate Coupling Evaluation in BiCMOS Technology", *IEEE J. Solid-State Circuits*, vol. 32, no. 4, pp. 598-603, April 1997.
- [56] *RAPHAEL, an Interconnect Analysis Program*, Technology Modeling Associated, Inc. (TMA), Palo Alto, CA, 1994.
- [57] *CMOS Digital Circuit Technology*, Masakazu Shoji, Prentice-Hall, 1988.
- [58] *Semiconductors*, David K. Ferry, Macmillan Publishing Company, 1991.
- [59] *Physics of Semiconductor Devices*, Michael Shur, Prentice-Hall, 1990.
- [60] *Hot Carrier Effects in MOS Devices*, E. Takeda, C.Y. Yang, A. Miura-Hamada, Academic-Press, 1995.
- [61] H. Hasegawa, M. Furukawa, H. Yanai, "Properties of Microstrip Line on Si-SiO₂ System", *IEEE Trans. Microwave Theory Tech.*, vol. 19, no. 11, pp. 869-875, November 1971.
- [62] *Fields and Waves in Communication Electronics*, S. Ramo, J.R. Whinnery, T. van Duzer, John Wiley & Sons, 1984.
- [63] * X. Aragonès, A. Rubio, "Análisis comparativo de la propagación del ruido a través del sustrato de silicio", *Proc. XI Congreso de Diseño de Circuitos Integrados y Sistemas*, pp. 517-617, Zaragoza, 1995.
- [64] K. Shenai, "Optimized Trench MOSFET Technologies for Power Devices", *IEEE Trans. Electron Devices*, vol. 39, no. 6, pp. 1435-1443, June 1992.
- [65] K. Joardar, "A Simple Approach to Modeling Cross-Talk in Integrated Circuits", *IEEE J. Solid-State Circuits*, vol. 29, no. 10, pp. 1212-1219, October 1994.
- [66] I. Rahim, B. Hwang, J. Foerstner, "Comparison of SOI versus Bulk Silicon Substrate Crosstalk Properties for Mixed-Mode IC's", *Proc. IEEE International SOI Conference*, pp. 170.171, 1992.

- [67] P. Basedau, Q. Huang, "A Post Processing Method for Reducing Substrate Coupling in Mixed-Signal Integrated Circuits", *Proc. Symposium on VLSI Circuits*, pp. 41-42, 1995.
- [68] M. Zuffada, R. Alini, M. Demicheli, M. Gregori, D. Moloney, S. Portulari, F. Sacchi, S.O. Arf, V. Conditto, R. Castello, "A Single-Chip 9-32 Mb/s Read/Write Channel for Disk-Drive Applications", *IEEE J. Solid-State Circuits*, vol. 30, no. 6, pp. 650-659, June 1995.
- [69] J. Eklund, R. Arvidson, "A Multiple Sampling, Single A/D Conversion Technique for I/Q Demodulation in CMOS", *IEEE J. Solid-State Circuits*, vol. 31, no. 12, pp. 1987-1994, December 1996.
- [70] N.K. Verghese, D.J. Allstot, S. Masui, "Rapid Simulation of Substrate Coupling Effects in Mixed-Mode ICs", *Proc. IEEE Custom Integrated Circuits Conference*, pp. 18.3.1-18.3.4, 1993.
- [71] T. Gabara, "Reduced Ground Bounce and Improved Latch-up Suppression Through Substrate Conduction", *IEEE J. Solid-State Circuits*, vol. 23, no. 5, pp. 1224-1232, October 1988.
- [72] T.A. Johnson, R.W. Knepper, V. Marcello, W. Wang, "Chip Substrate Resistance Modeling Technique for Integrated Circuit Design", *IEEE Trans. Computer-Aided Design*, vol. 3, no. 2, pp. 126-134, April 1984.
- [73] *Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits*, N.K. Verghese, T.J. Schmerbeck, D.J. Allstot, Kluwer Academic Publishers, 1995.
- [74] L.T. Pillage, R.A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis", *IEEE Trans. Computer-Aided Design*, vol. 9, no. 4, pp. 352-366, April 1990.
- [75] F. Clement, E. Zysman, M. Kayal, M. Declercq, "LAYIN: LAYout INspection CAD tool dedicated to the parasitic effects through the substrate of integrated circuits", *Proc. Power and Timing Modelling and Optimization Workshop, PATMOS*, pp. 267-276, 1995.
- [76] B.R. Stanasic, R.A. Rutenbar, L.R. Carley, "Addressing Noise Decoupling in Mixed-Signal IC's: Power Distribution Design and Cell Customization", *IEEE J. Solid-State Circuits*, vol. 30, no. 3, pp. 321-326, March 1995.
- [77] S. Mitra, R.A. Rutenbar, L.R. Carley, D.J. Allstot, "Substrate-Aware Mixed-Signal Macrocell Placement in WRIGHT", *IEEE J. Solid-State Circuits*, vol. 30, no. 3, pp. 269-277, March 1995.
- [78] N.K. Verghese, S. Lee, D.J. Allstot, "A Unified Approach to Simulating Electrical and Thermal Substrate Coupling Interactions in ICs", *Proc. IEEE International Conference on CAD*, pp. 422-426, 1993.
- [79] N.K. Verghese, D.J. Allstot, "SUBTRACT: A Program for the Efficient Evaluation of Substrate Parasitics in Integrated Circuits", *Proc. IEEE International Conference on CAD*, pp. 194-198, 1995.

-
- [80] R. Gharpurey, R.G. Meyer, "Modeling and Analysis of Substrate Coupling in Integrated Circuits", *IEEE J. Solid-State Circuits*, vol. 31, no. 3, pp. 344-353, May 1996.
- [81] T. Smedes, N.P. van der Meijs, A.J. van Genderen, "Extraction of Circuit Models for Substrate Cross-talk", *Proc. IEEE International Conference on CAD*, pp. 199-206, 1995.
- [82] T. Smedes, N.P. van der Meijs, A.J. van Genderen, "Boundary Element Methods for 3D Capacitance and Substrate Resistance Calculations in Inhomogeneous Media in a VLSI Layout Verification Package", *Advances in Engineering Software*, vol. 20, no. 1, pp. 19-27, 1994.
- [83] *SPACE: An Accurate and Efficient Layout-to-Circuit Extractor*, software and information available at <http://dutentb.et.tudelft.nl/research/space.html>.
- [84] A.J. van Genderen, N.P. van der Meijs, T. Smedes, "Fast Computation of Substrate Resistances in Large Circuits", *Proc. IEEE European Design & Test Conference*, pp. 560-565, 1996.
- [85] P. Miliozzi, L. Carloni, E. Charbon, A. Sangiovanni-Vincentelli, "SubWave: a Methodology for Modeling Digital Substrate Noise in Mixed-Signal ICs", *Proc. IEEE Custom Integrated Circuits Conference*, pp. 385-388, 1996.
- [86] I.W. Wemple, A.T. Yang, "Integrated Circuit Substrate Coupling Models Based on Voronoi Tessellation", *IEEE Trans. on Computer-Aided Design*, vol.14, no.12, pp. 1459-1469, December 1995.
- [87] K.J. Kerns, I.L. Wemple, A.T. Yang, "Stable and Efficient Reduction of Substrate Model Networks Using Congruence Transforms", *Proc. IEEE Design Automation Conference*, pp. 207-214, 1995.
- [88] M. Pfof, H.M. Rein, T. Holzwarth, "Modeling Substrate Effects in the Design of High-Speed Si-Bipolar IC's", *IEEE J. Solid-State Circuits*, vol. 31, no. 10, pp. 1493-1501, October 1996.
- [89] R. Singh, S. Sali, "Efficient Modelling of Substrate Noise and Coupling in Mixed-Signal SPICE Designs", *Electronics Letters*, vol. 33, no. 7, pp. 590-592, 27th March 1997.
- [90] L. Piessens, W.B. Vandervorst, H.E. Maes, "Incorporation of Resistivity Dependent Contact Radius in an Accurate Integration Algorithm for Spreading Resistance Calculations", *J. Electrochemical Society*, vol. 130, no. 2, p. 468, 1983.
- [91] L. Deferm, C. Claeys, G.J. Declerck, "Two and Tree-Dimensional Calculation of Substrate Resistance", *IEEE Trans. Electron Devices*, vol. 35, no. 3, pp. 339-352, March 1988.
- [92] * X. Aragonès, A. Rubio, "Substrate Biasing for Noise Reduction in Mixed-Signal IC's", *Proc. XI Conference on Design of Integrated Circuits and Systems*, pp. 517-521, Sitges, 1996.

- [93] M. Ingels, M.S. Steyaert, "Design Strategies and Decoupling Techniques for Reducing the Effects of Electrical Interference in Mixed-Mode IC's", *IEEE J. Solid-State Circuits*, vol. 32, no. 7, pp. 1136-1141, July 1997.
- [94] C. Huang, Y. Yang, J.L. Prince, "A Simultaneous Switching Noise Design Algorithm for Leadframe Packages with or without Ground Plane", *IEEE Trans. Components, Packaging and Manufacturing Technology-Part B*, vol. 19, no. 1, pp. 15-22, February 1996.
- [95] C.-T. Tsai, W.-Y. Yip, "An Experimental Technique for Full Package Inductance Matrix Characterization", *IEEE Trans. Components, Packaging and Manufacturing Technology-Part B*, vol. 19, no. 2, pp. 338-343, May 1996.
- [96] D.B. Estreich, R.W. Dutton, "Modeling Latch-Up in CMOS Integrated Circuits", *IEEE Trans. on CAD of Integrated Circuits and Systems*, vol. 1, no. 4, pp. 157-162, October 1982.
- [97] *CMOS Devices and Technology VLSI*, John Y. Chen, Prentice-Hall, 1990.
- [98] A. Ochoa, W. Dawes, D. Estreich, "Latch-up Control in CMOS Integrated Circuits", *IEEE Trans. Nuclear Science*, vol. 26, no. 6, pp.5065-5068, December 1979.
- [99] M.R. Pinto, R.W. Dutton, "Accurate Trigger Condition Analysis for CMOS Latchup", *IEEE Electron Device Letters*, vol. 6, no. 2, pp. 100-102, February 1985.
- [100] S. Odanata, M. Wakabayashi, T. Ohzone, "The Dynamics of Latchup Turn-on Behaviour in Scaled CMOS", *IEEE Trans. Electron Devices*, vol. 32, no. 7, pp. 1334-1340, July 1985.
- [101] R.E. Bank, W.M. Coughran, W. Fichtner, E.H. Grosse, D.J. Rose, R.K. Smith, "Transient Simulation of Silicon Devices and Circuits", *IEEE Trans. Electron Devices*, vol. 32, no. 10, pp. 1992-2007, October 1985.
- [102] *BiCMOS Technology and Applications*, 2nd edition, A.R. Alvarez editor, Kluwer Academic Publishers, 1993.
- [103] *Atlas of IC Technologies: An Introduction to VLSI Processes*, W. Maly, The Benjamin/Cummings Publishing Company, 1987.
- [104] T. Sekiguchi, M. Horiguchi, T. Sakata, Y. Nakagome, S. Ueda, M. Aoki, "Low-Noise, High-Speed Data Transmission Using a Ringing-Canceling Output Buffer", *IEEE J. Solid-State Circuits*, vol. 30, no. 12, pp. 1569-1574, December 1995.
- [105] K. Makie-Fukuda, S. Maeda, T. Tsukada, T. Matsuura, "Substrate Noise Reduction Using Active Guard Band Filters in Mixed-Signal Integrated Circuits", *Symposium on VLSI Circuits Digest of Technical Papers*, pp 33-34, 1995.
- [106] T. Blalack, B.A. Wooley, "The Effects of Switching Noise on an Oversampling A/D Converter", *Proc. IEEE International Solid-State Circuits Conference*, pp 200-201, 1995.

- [107] J. Catrysse, "Measured Distortion of the Output-Waveform of an Integrated OPAMP Due to Substrate Noise", *IEEE Trans. Electromagnetic Compatibility*, vol. 37, no. 2, pp. 310-312, May 1995.
- [108] K. Makie-Fukuda, T. Anbo, T. Tsukada, T. Matsuura, M. Hotta, "Voltage-Comparator-Based Measurement of Equivalently Sampled Substrate Noise Waveforms in Mixed-Signal Integrated Circuits", *IEEE J. Solid-State Circuits*, vol. 31, no. 5, pp. 726-731, May 1996.
- [109] P. Larsson, C. Svensson, "Measuring High-Bandwidth Signals in CMOS Circuits", *Electronic Letters*, vol. 29, no. 20, pp. 1761-1762, 30th September 1993.
- [110] K. Makie-Fukuda, T. Kikuchi, T. Matsuura, M. Hotta, "Measurement of Digital Noise in Mixed-Signal Integrated Circuits", *IEEE J. Solid-State Circuits*, vol. 30, no. 2, pp. 87-92, February 1995.
- [111] * X. Aragonès, M. Roca, A. Rubio, "Analysis of Scaling Down Crosstalk Coupling in IC's", *Proc. Power and Timing Modelling and Optimization Workshop, PATMOS*, pp. 184-196, Montpellier, 1993.
- [112] R.H. Dennard, "Future CMOS Scaling - Approaching the Limits?", *Proceedings SSDM*, 1996.
- [113] *Circuits, Interconnections and Packaging for VLSI*, H.B. Bakoglu, Addison-Wesley Publishing Co., 1990.
- [114] D.K. Ferry, "Interconnections Lengths and VLSI", *IEEE Circuits and Devices Magazine*, pp. 39-42, July 1985.
- [115] *Técnicas de Reducción del Ruido de Conmutación en Circuitos Integrados CMOS*, José Luis González, PhD Thesis, DEE-UPC, Barcelona, 1998.
- [116] * J.L. González, X. Aragonès, F. Moll, A. Rubio, "Scaling Trends for the Delta-I Noise in Sub-Micron CMOS Technologies", *Proc. XII Conference on Design of Integrated Circuits and Systems*, Sevilla, 1997.
- [117] S.R. Vemuru, "Accurate Simultaneous Switching Noise Estimation Including Velocity-Saturation Effects", *IEEE Trans. Components, Packaging and Manufacturing Tech. - Part B*, vol. 19, no. 2, pp. 344-349, May 1996.
- [118] Y. Yang, J.R. Brews, "Design for Velocity Saturated, Short-Channel CMOS Drivers with Simultaneous Switching Noise and Switching Time Considerations", *IEEE J. Solid-State Circuits*, vol. 31, no. 9, pp 1357-1360, September 1996.
- [119] Chenming Hu, "Low-Voltage CMOS Device Scaling", *Proc. IEEE Int. Solid-State Circuits Conference*, pp. 86-87, 1994.
- [120] * X. Aragonès, J.L. González, A. Rubio, "Substrate Coupling Trends in Future CMOS Technologies", *Proc. Power and Timing Modelling and Optimization Workshop, PATMOS*, pp. 235-244, Louvain-La-Neuve, 1997.