# An Intelligent Electronic Fuse for Selective Isolation of Faulty Switching Cells in Power Electronic Converter Legs to Guarantee Continuous Operation 

Alber Filba-Martinez, Sergio Busquets-Monge, Senior Member, IEEE, Salvador Alepuz, Senior Member, IEEE, Gabriel Garcia-Rojas, Adria Luque, and Josep Bordonau, Member, IEEE


#### Abstract

This paper proposes a novel device designated as an intelligent electronic fuse (iFuse) intended to be connected in series with any current-bidirectional voltage-unidirectional active switch present in a power converter. The iFuse duty is to selectively isolate its series-associated switch from the rest of the converter circuit immediately after detecting that this switch has failed in short circuit. Nonetheless, it maintains the reverse (freewheeling) current path originally offered by the failed switch. The failure detection is typically performed when the failed switch causes a shoot-through event. Therefore, the iFuse is able to block large currents. The iFuse allows increasing the power-converter fault tolerance and reliability with regard to switch short-circuit failures, as in converters featuring switches in parallel, redundant legs, and multilevel neutral-point-clamped topologies. The reliability model analysis of a two-level converter leg with two parallel switches per position, reveals that its reliability can be increased up to four times when an iFuse is implemented in series with each switch. The iFuse device feasibility and good performance is verified through experimental tests, proving that it can detect and isolate the associated-switch failure in $6 \mu \mathrm{~s}$, while stopping short-circuit currents of up to 1 kA without incurring in harmful di/dt values.


## I. Introduction

At present day, power electronics is an essential subsystem in an extensive range of applications and power ratings [1]. Some of these applications are categorized as critical, that is, the continuity of the service must be assured at all time, mainly because of safety or economic reasons [2], not allowing an unexpected system shutdown, although a degraded operation can be eventually accepted [3]. Therefore, fault-tolerant operation of the system, and specifically of the power electronics converter, is required [3]. For example, in electric vehicles, a motor drive failure may risk the passenger safety [2]-[4], and a limp-home mode is desirable.

It is estimated that typically $50 \%$ of faults in power converters are due to power switch failures [5], [6], which are

[^0]typically caused by power-semiconductor damage or switch-gate-driver damage or malfunction [7]. Moreover, these failures typically cause the power switch to remain in a permanent OFF state; i.e., a switch open-circuit failure (OCF) , or to remain in a permanent low-ohmic ON state; i.e., a switch short-circuit failure (SCF) [8].

The ease in achieving fault tolerance depends on the type of switch fault. In a voltage-source converter topology, a switch OCF provides inherent fault isolation. In contrast, a switch SCF implies the short-circuit of a voltage source; i.e., a shootthrough event, when the switch complementary to the failed switch is turned on.

A simple example is power converters employing parallel switches for reduced conduction losses, as in the two-level three-phase traction inverter of Tesla Model S, with six parallel discrete IGBTs per switch position [9]. Thanks to the inherent redundancy provided by the parallel switches, these converters can sustain multiple switch OCFs. However, a SCF of one of the switches forces disabling the whole converter leg in order to avoid a shoot-through event, and converter operation must stop.

Another example are converters employing active neutral-point-clamped (ANPC) topologies, which also feature inherent redundancy thanks to the multiple leg switching states available. As shown in [10], when SCFs occur in an ANPC leg, the resulting switching states feature, on average, less available connections to the dc-link points than in the switch OCF case.

There are solutions in the literature to reduce the impact caused by switch SCFs on converters fault tolerance. These solutions consist on introducing additional hardware in order to isolate the switch in SCF, or the part of the circuit affected by the switch SCF, from the rest of the circuit. For instance, [11][13] present dc-ac fault-tolerant power converters with leg redundancy. In [11] a fast fuse in series with each active switch

[^1]is employed, such that when a shoot-through event occurs due to a switch SCF, the fuses are blown, isolating the short-circuit failed switches from the switching-leg output. However, there is no guarantee that the fuse in series with the short-circuited switch will blow, since the fuse of the complementary switch could blow first. A more advanced solution is proposed in [12] for the same topology, where again a fast fuse is placed in series with each active switch but the fuses are selectively blown with a robust active switch (thyristor) and the energy stored in the dc link. In contrast, [13] presents a two-level three-phase dc-ac converter employing two switches in series per position (one of them in permanent ON state) and two legs per phase (one of them in stand-by). When a switch SCF or OCF occurs on the active leg, all switches in this leg are turned off and the redundant leg is enabled and operated with the same switching strategy as the faulty leg previous to the fault. In [10], the connection of the active switches to the dc-link capacitors in an ANPC leg can be opened through four-quadrant (4Q) switches, in order to cut the short-circuit current path. Similarly, in [14], the connection of a three-level ANPC leg to the dc-link neutral point can be opened through a fast fuse placed in the connection path. As in [11], these fuses are deliberately blown with thyristors and the energy stored in the dc-link capacitors. After opening the dc-link-neutral-point connection, an alternative modulation strategy is employed to operate the converter with the remaining switching states. A similar approach is proposed in [15] for a multilevel converter employing a flying-capacitor topology, where 4Q switches are employed to disconnect the necessary flying capacitors to avoid the shoot-through event caused by a switch SCF.

The presented solutions mitigate the consequences of switch SCFs, but present some drawbacks. For instance, fuses are bulky [16] and its typical melting profile requires a short-circuit current much higher than the nominal current to have reduced melting times [16], which could lead the healthy devices in the short-circuit current path to fail. Also, the fuse resistance and stray inductance increase the conduction losses and voltage spikes during switching transitions in normal operation [2]. Replacing fuses with switches allows performing the isolation action in less time and yields less conduction losses during normal operation [13]. Nonetheless, all the solutions employing switches to open the short-circuit current path caused by a switch SCF [10], [13], [15] rely on a centralized control that first has to detect the failure and then commands the turn off of the corresponding protection switch.

Typical solutions to open the short-circuit current path caused by a switch SCF without relying on a centralized control employ either switch gate drivers with short-circuit protection (GDSCP), solid-state circuit breakers (SSCB) [17], or electronic fuses (eFuses) [18]-[20]. It should be noted that eFuses and SSCBs are equivalent in their basic functionality when protecting against a short-circuit current and, from now on, both will be referred as eFuses. For instance, eFuses could replace the fast fuses employed in the fault-tolerant converters from [11], [12], and [14].

A general solution would be employing a GDSCP for each switching device or placing an eFuse in series with each device. Nonetheless, this general solution is not satisfactory since it cannot provide selective isolation of the short-circuit-failed switch. This is illustrated in Fig. 1, which assumes an initial switch SCF on a two-level leg with two parallel devices per position.

As shown in Fig. 1(a), when the GDSCP is employed as a protection mechanism, the short-circuit current flowing through switches $\mathrm{S}_{1 \mathrm{a}}$ and $\mathrm{S}_{1 \mathrm{~b}}$ is detected by their corresponding GDSCP and both switches are subsequently turned off. This scenario ends up in a state where the leg output terminal can no longer be connected to dc-link point 1 (it is permanently connected to point 2), and the leg must stop its operation.

As shown in Fig. 1(b), when eFuses are employed as protection devices, and assuming that they are configured to trip as soon as a short-circuit current is detected, all three eFuses in the short-circuit path will trip, leaving the leg output terminal floating. The leg output terminal can no longer be connected to point 1 and the leg must stop operating.

Therefore, currently existing standalone protection devices do not allow the selective isolation of the switches in SCF, which is necessary to take full advantage of the switch-level redundancy offered by many topologies. Consequently, it is desirable to conceive a device with such selective isolation capability, able to transform all switch failures into an equivalent OCF.

This paper proposes a new device to accomplish the above purpose, designated as intelligent electronic fuse (iFuse). The iFuse is conceived to be connected in series with a CBVU active switch, performing an automatic continuous monitoring at component level of its associated active switch in order to detect its failure. In case the failure of the associated active switch is detected, the iFuse proceeds to block the forward current path, stopping the eventual short-circuit current and preventing future shoot-through events. Moreover, it also maintains the free-wheeling path that was offered by the active switch previous to the failure. This principle of operation is illustrated in Fig. 1(c), where the iFuse in series with the short-circuit-failed switch opens the short-circuit current path, while the rest of iFuses in the same path remain ON. Thanks to this, the switch SCF isolation process is performed in a stand-alone manner, and the converter leg can reliably continue its operation without any break or change in the operating strategy. Thus, the proposed iFuse allows the fault-tolerant operation of power converters under switch SCFs taking full advantage of the converter switch-level redundancy, and significantly improving the reliability of the converter itself and the system where it is employed.

The manuscript is organized as follows. Section II describes the functional blocks constituting the iFuse and its working principle. Section III describes which kind of power converters would be most benefited in terms of fault-tolerance by incorporating iFuses. Section IV demonstrates the reliability increase thanks to the use of the iFuse in a two-level inverter leg with two parallel switches per position. Section V presents
experimental results to demonstrate the feasibility and good performance of the proposed iFuse device. Finally, Section VI outlines the conclusions.

## II. IFuse Configuration and Operating Principle

Fig. 2 presents a diagram of the series connection of an iFuse with a CBVU active switch $\left(\mathrm{S}_{\mathrm{m}}\right)$. This series connection can be regarded as a new compound device; i.e., a switching cell (SC), featuring power terminals pt1 and pt2, input binary signal $S$ for the control of $\mathrm{S}_{\mathrm{m}}$, and output binary signal $s t$ to report the health status of $\mathrm{S}_{\mathrm{m}}$. The iFuse is composed of an active switch ( $\mathrm{S}_{\mathrm{if}}$ ) together with its driving circuitry, the circuitry to quickly diagnose $\mathrm{S}_{\mathrm{m}}$ fault, and the iFuse power supply. $\mathrm{S}_{\mathrm{iF}}$ is a CBVU switch. This allows maintaining the freewheeling path after the $\mathrm{S}_{\mathrm{m}}$ SCF, which in pre-fault condition is offered by $\mathrm{S}_{\mathrm{m}}$ antiparallel diode. The diode shown in the iFuse symbol of Fig. 2(a) denotes the availability of the abovementioned freewheeling path.

Isolated drivers are required to transfer digital signals between the converter control and the converter power circuit. The self-powered-supply circuit conceived in [21] can be used to power the gate driver of $\mathrm{S}_{\mathrm{m}}$ (GDPS) and the iFuse circuitry (iFPS) by recycling $\mathrm{S}_{\mathrm{m}}$ turn-off switching losses.

Fig. 3 and Fig. 4 show in full detail the circuit of the four main functional blocks making up the proposed iFuse. An nchannel metal-oxide-semiconductor field-effect transistor (MOSFET) is here selected to implement the $\mathrm{S}_{\mathrm{iF}}$ switch. The $\mathrm{S}_{\mathrm{m}}$-fault automatic-detection circuitry is composed of the forward-current detection circuit (FCDC) and the fault detection logic (FDL). Fig. 4 shows the circuit of the iFPS, following the design of [21] but modified to deliver two voltage supplies, $V_{\text {fuse }}$ and $V_{\mathrm{cc}}$, the latter stabilized with linear voltage regulator $U_{5}$. The iFPS is isolated from the power converter control and does not require or involve any inductive, capacitive or optical coupling with any circuit outside the SC. Thus, it is not affected by the floating nature and switching voltage of nodes pt 1 and pt 2 . Fig. 5 shows the evolution of the main iFuse analog and digital signals described in this section.

The compound device shown in Fig. 2(a) is to be integrated in a power converter. A SCF of $\mathrm{S}_{\mathrm{m}}$ will be typically followed by a switching state where $\mathrm{S}_{\mathrm{m}}$ control signal is low $(S=0)$ and a positive current $i_{\mathrm{S}}$ flows through $\mathrm{S}_{\mathrm{m}}$, with reference to Fig. 2(b). The proposed iFuse solution will stand-alone detect this situation to diagnose the SCF of $\mathrm{S}_{\mathrm{m}}$, to then immediately isolate it from the rest of the circuit by blocking its forward current path.


Fig. 1. Chronological evolution (from left to right) of a switch SCF event on a two-level switching leg with two parallel devices per position. The chronogram starts with $\mathrm{S}_{2 \mathrm{a}}$ failing in short circuit and the switching-leg output connected to dc-link point 1 , leading to a short circuit of the dc-link capacitor (short-circuit current path marked in red). After the initial state, some of the protective devices are activated (highlighted in blue), leading to the final state where the short-circuit current is interrupted. Three configurations are considered, depending on the device in charge of opening the short-circuit current path: (a) GDSCP. (b) eFuse. (c) iFuse.


Fig. 2. Diagram of the compound device constituted by switch $S_{m}$ and the proposed iFuse; i.e. the switching cell. (a) Compact representation of the compound device, showing the iFuse symbol. (b) Expanded view of the iFuse device, showing its internal functional blocks. Relevant digital signals appear in red.


Fig. 3. Schematic of the fault detection logic, the driving, latching, and status-reporting circuit, and the forward-current detection circuit. Relevant digital signals appear in red. All ground symbols are connected to $\mathrm{GND}_{2}$.


Fig. 4. Schematic of the iFPS circuit.

In normal operation, $\mathrm{S}_{\mathrm{iF}}$ is kept permanently ON thanks to voltage $V_{\text {fuse }}$ feeding $\mathrm{S}_{\mathrm{iF}}$ gate through fuse $\mathrm{F}_{\text {latch }}$ (see Fig. 3). During this condition, and since MOSFET $\mathrm{S}_{\mathrm{iF}}$ acts as a shunt when ON, the FCDC senses the current $i_{\mathrm{S}}$ by amplifying the voltage across $\mathrm{S}_{\mathrm{iF}}$ with the circuit formed by operational amplifier OP and resistors $\mathrm{R}_{\mathrm{f}}-\mathrm{R}_{\mathrm{g}}$. The sensed current is then compared through comparator COMP and resistors $\mathrm{R}_{\mathrm{IS} 1}-\mathrm{R}_{\mathrm{IS} 2}$ to the threshold value $I_{\mathrm{S}, \text { th }}$, in order to determine if a positive current is flowing through $\mathrm{S}_{\mathrm{m}}$. This is indicated by Boolean variable $I S$, such that

$$
\begin{align*}
& I S=0 \text { when } i_{\mathrm{s}}<I_{\mathrm{S}, \mathrm{th}}  \tag{1}\\
& I S=1 \text { when } i_{\mathrm{s}} \geq I_{\mathrm{S}, \mathrm{th}} .
\end{align*}
$$

It seems then straightforward that the FDL just needs to look for a concurrent $S=0$ and $I S=1$ to determine the SCF of $\mathrm{S}_{\mathrm{m}}$.

However, it must be taken into account that the described conditions can also be met during the $\mathrm{S}_{\mathrm{m}}$ turn-off transient in normal operation. Therefore, to avoid a false $\mathrm{S}_{\mathrm{m}}$-failure detection, the fault detection must be disabled during this time interval. To do so, a disable signal

$$
\begin{equation*}
D=\bar{S} \cdot S_{\mathrm{dly}} \tag{2}
\end{equation*}
$$

is defined, where $S_{\mathrm{dly}}$ is a replica of $S$ delayed $T_{\text {dis }}$ seconds and generated with $\mathrm{R}_{\text {dly }}$ and $\mathrm{C}_{\text {dly }} \mathrm{RC}$ network. $T_{\text {dis }}$ should be selected to be larger by some margin than the maximum turn-off transient time of $\mathrm{S}_{\mathrm{m}}$.

Finally, the switch fault detection signal

$$
\begin{equation*}
S F D=\bar{D} \cdot \bar{S} \cdot I S=\bar{S} \cdot \overline{S_{\mathrm{dly}}} \cdot I S \tag{3}
\end{equation*}
$$

is generated, where $S F D=1$ indicates the detection of $\mathrm{S}_{\mathrm{m}} \mathrm{SCF}$. When signal $S F D$ transitions from 0 to 1 , it latches signal $\overline{O \imath F}$ to zero with the D bistable $\mathrm{U}_{3}$. Therefore, when a fault is detected $\overline{O l F}=0$ permanently, causing MOSFET $\mathrm{S}_{\text {off }}$ to turn on, which performs two actions: turning $\mathrm{S}_{\mathrm{iF}}$ off by discharging its gate and fusing $\mathrm{F}_{\text {latch }}$. Moreover, pull-up resistance $\mathrm{R}_{\mathrm{pu1}}$ ensures that, in case of failure of the FDL block, the iFuse is engaged, turning $\mathrm{S}_{\mathrm{iF}}$ off. The D bistable is reset to $\overline{O \imath F}=1$ during the iFuse device power up with $\mathrm{R}_{\mathrm{rst}}$ and $\mathrm{C}_{\text {rst }} \mathrm{RC}$ network.
$\mathrm{S}_{\mathrm{m}}$ SCF may result in a short-circuit current flowing through the failed switch as well as other switches. Such event will trigger the gate-driver overcurrent protection of the healthy switches in the short-circuit current path. The FDC must be fast enough to assert $\mathrm{S}_{\mathrm{m}}$ SCF before the triggering of the healthy


Fig. 5. Typical evolution of the main analog and digital signals from the iFuse circuitry during a shoot-through event due to a SCF of the switch associated to the iFuse, as in the circuit shown in Fig. 11(a). The event $i_{\mathrm{s}}>I_{\mathrm{s}, \mathrm{th}}$ does not need to take place before any predefined time such as $T_{\text {dis }}$.
switches overcurrent protection. Otherwise, once the overcurrent protection is engaged, current would be mitigated and the FDC would be unable to detect any fault.

Moreover, the short-circuit current scenario also imposes that $\mathrm{S}_{\mathrm{iF}}$ turn off must be performed taking into account two considerations. First, $\mathrm{S}_{\mathrm{i}}$ turn off must be quick enough to avoid damaging $\mathrm{S}_{\mathrm{iF}}$ and other healthy switches located in the shortcircuit current path. The maximum energy absorption capability of MOSFET and IGBT chips is around 4 to 5 J per $\mathrm{cm}^{2}$ of die surface, resulting in a maximum permissible shortcircuit event duration around $10 \mu \mathrm{~s}$ [8], [22]. However, on a second consideration, $\mathrm{S}_{\mathrm{iF}}$ turn off must be slow enough to avoid high $d i_{\mathrm{S}} / d t$ values that could cause voltage spikes in the parasitic inductances present in the short-circuit current path, damaging $\mathrm{S}_{\mathrm{iF}}$ and other healthy devices due to overvoltage. For this reason, the turn off of $\mathrm{S}_{\mathrm{iF}}$ is performed in two stages. In the first stage, $\mathrm{S}_{\mathrm{iF}}$ gate is discharged until its gate-to-source voltage $v_{\mathrm{GS}, \mathrm{SiF}}$ reaches the threshold value $V_{\mathrm{GS}, \mathrm{th}}$. In this interval, $\mathrm{S}_{\mathrm{iF}}$ remains ON since $v_{\mathrm{GS}, \mathrm{SiF}}>V_{\mathrm{GS}, \text { th }}$ and $\mathrm{S}_{\mathrm{iF}}$ gate discharge is performed quickly to account for the first consideration. In the second stage, $v_{\mathrm{GS}, \mathrm{SiF}}$ is discharged from $V_{\mathrm{GS}, \mathrm{th}}$ to zero volts. This is the interval where the true turn off takes place. To account for the second consideration, the gate discharge is performed slower than in the first stage. The abovementioned discharge process is accomplished through the network composed of $R_{\text {off- }}$ slow, $R_{\text {off-fast }}$, and zener diode $\mathrm{Z}_{1}$, with $R_{\text {off-slow }} \gg R_{\text {offf-fast }}$ and zener voltage $V_{\mathrm{Z}} \approx V_{\mathrm{GS}, \mathrm{th}}$. This way, $\mathrm{S}_{\mathrm{iF}}$ gate is initially discharged fast thanks to the low-impedance path offered by the series connection of $R_{\text {off-fast }}$ and $\mathrm{Z}_{1}$ until $\nu_{\mathrm{GS}, \mathrm{SiF}} \approx V_{\mathrm{Z}}$, when $\mathrm{Z}_{1}$ turns off. Afterwards, $\mathrm{S}_{\mathrm{iF}}$ gate is discharged slowly through $R_{\text {off-slow }}$, to ensure a low- $d i / d t$ turn-off transition.

The purpose of $\mathrm{F}_{\text {latch }}$ is to serve as a one-time latch. When $\mathrm{S}_{\text {off }}$ is turned on, $V_{\text {fuse }}$ voltage supply is short-circuited through $\mathrm{S}_{\text {off }}$ and $\mathrm{F}_{\text {latch }}$, effectively fusing $\mathrm{F}_{\text {latch }}$. Once $\mathrm{F}_{\text {lath }}$ is fused, $\mathrm{S}_{\mathrm{iF}}$ is guaranteed to remain OFF through pull-down resistor $\mathrm{R}_{\mathrm{pd} 1}$, thus permanently blocking any forward current through $\mathrm{S}_{\mathrm{m}}$, regardless of any possible malfunction in the circuit due to the failure event. It is therefore only used to prevent a subsequent undesired turn-on of $\mathrm{S}_{\mathrm{iF}}$ due to the loss of power or damage in the $\mathrm{S}_{\mathrm{iF}}$ control circuitry. $\mathrm{F}_{\text {latch }}$ current rating can be quite small since the fuse does not have a current limiting function, which allows a low capacitance value for $\mathrm{C}_{\text {fuse }}$ in Fig. 4.

The steady-state drain-to-source voltage of $\mathrm{S}_{\text {off }}$ ( $V_{\mathrm{DS}, \text { Soff }}$ ) reflects the state of $\mathrm{F}_{\text {latch }}$ and hence, the health status of $\mathrm{S}_{\mathrm{m}}$. For convenience, the output health-status reporting binary variable $s t$ is defined from this voltage. The value of this variable is $s t=$ 1 when $V_{\mathrm{DS}, \text { Soff }}=V_{\text {fuse }}\left(\mathrm{F}_{\text {latch }}\right.$ is unfused and $\mathrm{S}_{\mathrm{m}}$ is in healthy condition) and it is $s t=0$ when $V_{\mathrm{DS}, \text { Soff }}=0 \mathrm{~V}\left(\mathrm{~F}_{\text {latch }}\right.$ is fused and $\mathrm{S}_{\mathrm{m}}$ has failed). Variable st can be fed back to the power converter control such that the switching strategy and/or converter structure can be reconfigured after the failure, if necessary.

The advantage of the iFuse local control is that it is faster than a centralized control, as the iFuse does not need to establish a communication with such centralized control, and it enables a quick reaction to clear the short-circuit currents that
may occur after the short-circuit failure of the main switch. Still, a centralized control of the iFuse tripping is also possible, for redundancy or for other purposes, though the inclusion of an input signal to the iFuse circuitry to be able to externally command the tripping of the iFuse.

Referring to Fig. 5, the detection time $T_{\text {det }}$ is the time the automatic-diagnosis circuit takes to identify $\mathrm{S}_{\mathrm{m}} \mathrm{SCF}$, and the actuation time $T_{\text {act }}$ is the time it takes for the driving circuit to turn off $\mathrm{S}_{\mathrm{iF}}$.
$\mathrm{S}_{\mathrm{iF}}$ CBVU switch is not a standard switch, as it is not required to switch frequently. Its main requirements are:

- ON-state voltage drop should be as small as possible in order to minimize the increment of converter conduction losses incurred when adding the iFuse.
- It should be able to withstand short-circuit currents for a few $\mu$ s.
- Drain-to-source breakdown voltage should match the associated switch $\mathrm{S}_{\mathrm{m}}$ breakdown voltage.
A low conduction voltage drop generally implies high switching losses. However, $\mathrm{S}_{\mathrm{iF}}$ switching losses can be neglected, since it will only turn on at zero current during the converter power up and it will turn off only once, when the fault of its associated switch is detected. Moreover, low-conductionloss devices are also more robust under short-circuit currents since they feature a higher current rating than low-switchingloss devices for the same voltage rating and semiconductor technology.


## III. ApPLICATIONS

The proposed iFuse device is meant to be employed in power converters where the forward current path of the short-circuitfailed switches must be cleared to prevent the short circuit of any voltage source involved in the converter operation. When these converters feature some sort of redundancy, such action allows continuing the operation.

In the following, some cases of interest are discussed.

## A. Power Converters Employing Parallel Switches

As explained in Section I, power converters employing parallel switches allow easily demonstrating the impairment caused by a switch SCF on the converter inherent faulttolerance capabilities. Fig. 6(a) presents the same leg topology and switch SCF scenario shown in Fig. 1(c) but also depicting the two leg switching states with their corresponding current paths after the switch $S_{2 a}$ SCF and the engagement of switch $\mathrm{S}_{2 \mathrm{a}}$ iFuse. Compared to the case employing eFuses (Fig. 1(b)), employing iFuses allows selectively isolating the switch failed in short circuit. Moreover, when the leg output terminal is connected to dc-link node 2 and $i_{0}<0$, current will partially flow through the $S_{2 \mathrm{a}}$ iFuse free-wheeling diode, allowing similar conduction-loss values to the pre-fault case.

## B. ANPC Topologies

As explained in Section I, these topologies are more vulnerable to switch SCF than to switch OCF. As an example, Fig. 6(b)-(c) shows a three-level ANPC converter leg [10]
where two switches have failed in short circuit: $\mathrm{S}_{\mathrm{p} 12}$ and $\mathrm{S}_{\mathrm{n} 22}$. The same switching states employed in [10] to connect to the three dc-link points are assumed. In Fig. 6(b), without iFuses, a short circuit of a dc-link capacitor occurs when the leg is connected to dc-link nodes 1 and 3 . Therefore, the leg is inoperative since only the connection to one of the dc-link nodes remains. In Fig. 6(c), with iFuses, the short circuit of a dc-link capacitor is avoided, and the connection of the output terminal to the three dc-link points is preserved, without the need to modify the switching states. This is a general interesting advantage of the introduction of the iFuse. Failures


Fig. 6. Examples of converter legs where the iFuse device can be employed to take advantage of switch-level redundancy. Switches failed in short circuit and the short-circuit current paths are marked in red. The iFuses that have been engaged (OFF state) are marked in blue. Current paths for any polarity of $i_{0}$ are marked in green solid lines. Current paths for only $i_{0}<0$ or only $i_{0}>0$ are marked in green dashed lines. (a) Two-level leg with two parallel switches per position. (b) Three-level ANPC leg without iFuses. (c) Three-level ANPC leg with iFuses.


Fig. 7. Multiphase dc-ac converter that can continue operating after the failure of one or more legs, feeding, for instance, a multiphase motor with five or more phases.


Fig. 8. Interleaved multiphase boost dc-dc converter.
under the iFuse protection do not need a change of the converter switching states. The converter can continue operating with the same switching states used before the failure. It is worth noting that connection to dc-link-point 2 is preserved thanks to the iFuse reverse-conduction feature.

## C. Multiphase Dc-Ac Converters Featuring Leg Redundancy

 [2], [3], [7], [11]-[13]This case is illustrated in Fig. 7. As explained in Section I, conventional solutions employ different strategies involving additional hardware (fast fuses, thyristors, capacitors, redundant series switches) and a centralized control to isolate the faulty leg. The proposed iFuse can replace these conventional solutions, allowing for a simpler implementation thanks to its standalone operation, and substantially improving the performance of the fault-tolerance mechanism, especially when substituting fault-isolation mechanisms employing fast fuses.

## D. Interleaved Dc-Dc Converters

This last case corresponds to interleaved dc-dc converters, as for example two-level multiple-phase boost converters [3], [23], illustrated in Fig. 8. In such converters, a SCF of an active switch leads to the saturation of the inductor and eventually the short circuit of the input power supply. Employing an iFuse in series with each switch avoids this situation and allows reporting the failure to the converter closed-loop control,
through signal st, such that proper action can be taken to continue the operation with the remaining phases.

## E. Converters featuring 4Q switches

Combining two SCs (main switch + iFuse) in anti-series results in a 4Q SC with switch SCF protection; i.e., in case one of the two main switches in the 4Q SC fails in short circuit, its associated iFuse will open. Thus, after a switch SCF the 4Q SC will still maintain the bidirectional voltage-blocking capability, while thanks to the reverse current conduction path offered by the iFuse, the SC will allow current flow in one of the two directions. The proposed SC anti-series association would be useful in power converters employing 4Q switches, such as matrix converters and converters featuring t-type and $\pi$-type ANPC switching legs, among others.

## IV. ReLIABILITY IMPROVEMENT

A two-level converter leg with two switches in parallel per position (Fig. 6(a)) serves as a good and simple example to study and quantify the reliability improvement offered by the iFuse.

First, let us consider the converter leg in Fig. 6(a) but without iFuses. In this case, when any switch SCF occurs, the converter must be shut down. Instead, if a switch OCF occurs, the converter can still operate as long as there remains at least one switch per position. Moreover, it will be assumed that whenever the first OCF occurs, the leg output current is halved. This way, the failure rate of the switch in parallel with the failed switch does not increase above its nominal value.

Next, let us consider the converter leg shown in Fig. 6(a) with the iFuses. Thanks to these iFuses, the converter can continue in operation regardless of the type of failure as long as there remains at least one operating switch per position. As in the previous case, it will be assumed that whenever the first switch failure occurs, the leg output current is halved.

The reliability of both cases can be easily evaluated deriving their Markov chain model and then computing the system mean-time to failure (MTTF), as presented in [24]. Fig. 9 shows the Markov chain model for both cases, where the states are defined in Table I. The transition rate between states is defined by the addition of the relevant main switch failure rates. $\lambda_{0}$ is the switch OCF rate and $\lambda_{\mathrm{s}}$ is the switch SCF rate, both at the nominal switch current, with the total failure rate being $\lambda=$ $\lambda_{\mathrm{O}}+\lambda_{\mathrm{s}} . \lambda_{\mathrm{Oh}}$ and $\lambda_{\mathrm{Sh}}$ are the corresponding failure rates at half the nominal switch current, with $\lambda_{\mathrm{h}}=\lambda_{\mathrm{Oh}}+\lambda_{\mathrm{Sh}}$. For the sake of simplicity, it will be set that $\lambda_{\mathrm{h}}=\lambda / 2$. Let us also define $\alpha=$ $\lambda_{\mathrm{O}} / \lambda=\lambda_{\mathrm{Oh}} / \lambda_{\mathrm{h}}$ as the probability of OCF occurrence, while 1 $-\alpha$ represents the probability of SCF occurrence.

Note that the Markov chain model of Fig. 9(b) assumes that the iFuse failure rate is much smaller than $\lambda$ and $\lambda_{\mathrm{h}}$, since the iFuse is permanently in the ON state with only conduction loss, zero switching loss, and no switching stress, as opposed to the main switch, where much more conduction loss, substantial switching loss, and substantial switching stress takes place. In addition, a robust design of the iFuse auxiliary circuitry is also

TABLE I
Markov Chain Diagram States Definition

| MARKOV CHAIN DIAGRAM STATES DEFINITION |  |  |  |
| :---: | :--- | :--- | :---: |
| State | Fig. 9(a) | Fig. 9(b) |  |
| 1 | All switches are healthy. | All switches are healthy. |  |
| 2 | One switch OCF has occurred. | One switch has failed. |  |
| 3 | Two switch OCFs, one in each <br> leg position, have occurred. <br> One switch SCF or two switch <br> 0 | Two switches, one from each <br> OCFs from the same leg position, have failed. <br> position have occurred. The leg <br> is shut down. |  | | Two switches from the same leg |
| :--- |
| position have failed. The leg is |
| shut down. |



Fig. 9. Markov chain diagrams of a two-level converter leg with two switches in parallel per position. (a) Without employing the iFuse. (b) With one iFuse in series with each switch (Fig. 6(a)).


Fig. 10. Ratio of the MTTF of the converter leg in Fig. 6(a) to the MTTF of the same leg without employing iFuses.
assumed. Thus, under these assumptions, the iFuse failure rate can be neglected.

The resulting MTTF in both cases (without and with iFuses, respectively) is

$$
\begin{align*}
& M T T F_{\mathrm{niF}}=\frac{1}{\lambda} \cdot \frac{\alpha^{2}+2 \alpha+1}{4}  \tag{4}\\
& M T T F_{\mathrm{iF}}=\frac{1}{\lambda} .
\end{align*}
$$

The ratio between both is plotted in Fig. 10 as a function of $\alpha$. As expected, when all failures are OCF $(\alpha=1)$, then both MTTF are equal. However, when the probability of SCF increases ( $\alpha$ decreases), $M T T F_{\text {niF }}$ decreases. With an equal probability of switch OCF and SCF $(\alpha=0.5)$, the MTTF of the converter leg employing iFuses is 1.7 greater than the leg not

TABLE II
Experimental Test Parameter Values

| Parameter |  |
| :--- | :--- |
| $V_{\mathrm{C}, \text { init }}$ | Value |
| $C$ | 50 V |
|  | $440 \mu \mathrm{~F}$ (electrolytic cap.) + |
| $R_{\text {sense }}$ | $13.2 \mu \mathrm{~F}$ (PET film cap.) |
| $R_{\text {off-fast }}$ | $2.5 \mathrm{~m} \Omega \pm 1 \%$ |
| $R_{\text {off-slow }}$ | $10 \Omega$ |
| $V_{\mathrm{Z} 1}$ | $330 \Omega$ |
| $V_{\text {fuse }}$ | 5.1 V |
| $I_{\mathrm{S}, \text { th }}$ | 15 V |
| $R_{\mathrm{DS}, \text { on }}\left(\mathrm{S}_{2}\right)$ | 200 A |
| $R_{\mathrm{DS}, \text { on }}\left(\mathrm{S}_{\mathrm{iF}}\right)$ | $11.1 \mathrm{~m} \Omega$ |


(a)

(b)

Fig. 11. First experimental test schematic. (a) Reproduced scenario. (b) Simplified circuit configuration used for the experimental test.
employing iFuses. When all failures are SCF $(\alpha=0)$, the MTTF of the leg employing iFuses is 4 times greater.

## V. Experimental Results

Experimental tests have been carried out to demonstrate the feasibility and effectiveness of the proposed solution. In the first test, a SCF is forced in the bottom switch $\mathrm{S}_{1}$ of the twolevel converter leg shown in Fig. 11(a). A shoot-through event will subsequently occur when the leg output transitions from the connection to the negative dc-link rail to the connection to the positive dc-link rail; i.e., when $S_{1}$ transitions from high to low and then $S_{2}$ transitions from low to high. At $S_{2}$ turn on, the dc-link capacitor will be short circuited and then iFuse $\mathrm{iF}_{1}$ should turn off after a short time interval.

This scenario has been reproduced with the simplified circuit configuration of Fig. 11(b). In this circuit, both $\mathrm{S}_{1}$ and $\mathrm{iF}_{2}$ have been replaced by a short, since they behave as a low-ohmic contact. Signal $S$ in $\mathrm{iF}_{1}$ is set low. In the experiment, the dc-link capacitors, formed by a parallel connection of electrolytic and PET film capacitors, are first pre-charged to voltage $V_{\mathrm{S}, \text { init }}$. Then, shortly after, $\mathrm{S}_{2}$ is turned on. Resistor $R_{\text {sense }}$ is employed to measure current $i_{\mathrm{S}}$.

Switches $\mathrm{S}_{2}$ and $\mathrm{S}_{\mathrm{iF}}$ are implemented with MOSFETs IRFR4510 and IPT015N10N5, respectively, both rated at 100


Fig. 12. Experimental results showing digital (top) and analog (channels 1 to 4 and R1) signals.
V. The device selection has been performed to emulate the typical characteristics of both devices: the main switch $\mathrm{S}_{2}$ featuring a good switching performance with moderate conduction performance, while $\mathrm{S}_{\mathrm{iF}}$ features an optimal conduction performance. Table II shows the main component parameter values of Fig. 11(b). As it can be seen, IPT015N10N5 $R_{\mathrm{DS} \text {,on }}$ is very low. In fact, it was the commercial 100 V-rated Si MOSFET with the lowest ON-state channel resistance at the time of the experimental tests. With the abovementioned $\mathrm{S}_{2}$ and $\mathrm{S}_{\mathrm{iF}}$ MOSFET selection, a power converter incorporating an iFuse in series with each switch, would only experience a $12 \%$ increase in its conduction losses. Nonetheless, due to the novelty of the concept and the intended switch functionality, it is reasonable to expect some room for optimizing the design of switches to be used in iFuses and further reduce the conduction losses.

Fig. 12 shows the results of the described experimental test. As it can be observed, once $\mathrm{S}_{2}$ gate-to-source voltage $v_{\mathrm{GS}, \mathrm{S} 2}$ begins to rise, shoot-through current $i_{\text {S }}$ rises abruptly, reaching a peak value of 1.1 kA . After $1.7 \mu \mathrm{~s}$, digital signal $I S$ goes high indicating that current $i_{\mathrm{S}}>I_{\mathrm{S}, \mathrm{th}}$ (a certain delay is introduced by the detection circuit), followed by the activation of $S F D$ and OiF signals. Once $\overline{O l F}=0$, the $\mathrm{S}_{\mathrm{iF}}$ turn-off procedure begins by discharging its gate in two stages, as can be observed in $v_{\mathrm{GS}, \mathrm{SiF}}$ and as explained in Section II. $\mathrm{S}_{\mathrm{iF}}$ true turn off starts when $v_{\mathrm{GS}, \text { SiF }}$ reaches $V_{\mathrm{GS} \text {,th }}$ (around 4 V ) with its drain-to-source voltage ( $v_{\mathrm{DS}, \mathrm{SiF}}$ ) and current ( $i_{\mathrm{S}}$ ) presenting slopes of approximately $30 \mathrm{~V} / \mu \mathrm{s}$ and $-340 \mathrm{~A} / \mu \mathrm{s}$, respectively. Thanks to the moderate $d i_{\mathrm{S}} / d t$ value, the peak value of $v_{\mathrm{DS}, \mathrm{SiF}}$ during the turn off process is limited to 57 V , corresponding to an overshoot of only $14 \%$.

The time intervals for $T_{\text {det }}$ and $T_{\text {act }}$ are $2.4 \mu \mathrm{~s}$ and $3.6 \mu \mathrm{~s}$, respectively. Therefore, the iFuse is capable of detecting the switch in SCF and blocking the forward current path of its associated switch in $6 \mu \mathrm{~s}$. Time interval $T_{\text {det }}=2.4 \mu \mathrm{~s}$ is shorter than the typical response time of the overcurrent protection of the healthy-switches gate driver, which typically is between 8 to $10 \mu \mathrm{~s}$. Therefore, the iFuse is able to engage successfully without the negative interference of the healthy-switch driver overcurrent protection.


Fig. 13. Prototype of a two-level leg with two parallel switches per position according to Fig. 6(a). All switches are equipped


Fig. 14. Detail of the SC implementation. $S_{\text {aux }}$ is an auxiliary switch in parallel with $\mathrm{S}_{\mathrm{m}}$ used to emulate short-circuit faults of the main switch $\mathrm{S}_{\mathrm{m}}$.(a) Top. (b) Bottom.

During the shoot-through, $\mathrm{S}_{2}$ drain-to-source voltage $v_{\mathrm{DS}, \mathrm{S} 2}$ reaches an average value of approximately 25 V , indicating that the device is working in the saturation region. During this interval, $\mathrm{S}_{2}$ junction temperature increases rapidly due to the high power loss, which in turn decreases the saturation current. This phenomenon is consistent with the findings in [22] and explains why $i_{\text {s }}$ current starts decreasing before $\mathrm{S}_{\mathrm{iF}}$ starts turning off.

The capacitor voltage $\left(V_{\mathrm{C}}\right)$ decreases 8 V after the shootthrough event, indicating that approximately 15 mJ have been dissipated in $R_{\text {sense }}, \mathrm{S}_{2}, \mathrm{~S}_{\mathrm{iF}}$, and the parasitic elements of the circuit. This energy value is far below the maximum shortcircuit energy that $\mathrm{S}_{2}$ and $\mathrm{S}_{\mathrm{iF}}$ can withstand, which is around 750 mJ and 2.5 J , respectively, considering a die surface of
approximately $0.15 \mathrm{~cm}^{2}$ for IRFR4510 and $0.5 \mathrm{~cm}^{2}$ for IPT015N10N5.

Additional experimental tests have been performed in a twolevel leg with two parallel switches per position according to Fig. 6(a) and feeding a series resistive-inductive load. Fig. 13 presents the leg prototype. Each main switch is paired with an iFuse, forming a SC. Fig. 14 shows a detail of the SC implementation. Note that the SC incorporates an auxiliary switch ( $\mathrm{S}_{\text {aux }}$ ) in parallel with the main switch, in order to be able to emulate short-circuit faults of the main switch in a controlled manner, by simply turning on $\mathrm{S}_{\mathrm{aux}}$ at the desired point in time of the fault.

Fig. 15 presents the results under different fault scenarios. $S_{1}$ and $S_{2}$ are the switch control signals of the bottom and top switches, respectively. Voltage $v_{0}$ is the leg output terminal voltage with respect to dc-link point 1 and current $i_{0}$ is the leg output current. In Fig. 15(a) a short-circuit fault of switch $\mathrm{S}_{1 \mathrm{a}}$ is emulated during the conduction interval of $S_{2 a}$ and $S_{2 b}$. The activation of the auxiliary switch to emulate the fault is commanded by signal $S_{1 \text { a_Sc }}$. The fault is emulated during the conduction interval of the complementary switches to produce the maximum distortion in the output leg voltage. Right after the fault, a shoot-through event brings the current of switch $\mathrm{S}_{1 \mathrm{a}}$ ( $i_{\text {Sla }}$ ) above 1 kA , current that is also flowing through $\mathrm{S}_{2 \mathrm{a}}$ and $\mathrm{S}_{2 \mathrm{~b}}$. The iFuse in $\mathrm{S}_{1 \mathrm{a}} \mathrm{SC}$ opens immediately, while all other iFuses are not triggered, and the leg can continue operating as normal, thanks to the availability of healthy redundant switch $\mathrm{S}_{1 \mathrm{~b}}$. Fig. 15(b) demonstrates the good performance of the redundant leg under the short-circuit fault of $\mathrm{S}_{2 \mathrm{a}}$ during the conduction interval of switches $S_{1 a}$ and $S_{1 b}$. Finally, Fig. 15(c) demonstrates the good performance under again the shortcircuit fault of $\mathrm{S}_{2 \mathrm{a}}$, but now the fault takes place during the conduction interval of switches $\mathrm{S}_{2 \mathrm{a}}$ and $\mathrm{S}_{2 \mathrm{~b}}$, which is the most typical case. The fault does not cause a shoot-through event until the complementary switches $\mathrm{S}_{1 \mathrm{a}}$ and $\mathrm{S}_{2 \mathrm{~b}}$ are turned on. Again, the fault is quickly cleared by the corresponding iFuse and the leg continues operating as normal.

## VI. Conclusion

A novel protection device has been presented to improve the fault tolerance and reliability of power converters where switch SCFs are especially detrimental. Table III highlights the main differences of the proposed iFuse compared to alternative technologies. The iFuse transforms very quickly an original switch SCF into an OCF, and at the same time enables a freewheeling current path through the failed device. The converter fault tolerance and reliability can be improved by connecting an iFuse in series with each CBVU switch, or at least with those more critical in terms of fault tolerance. A selective turn off of only the iFuse whose associated switch has failed in short circuit is then guaranteed, all performed in a standalone fashion. Since the switch-failure detection will be usually performed during a shoot-through event, special care has been taken in the design of the iFuse turn-off procedure so that it is fast enough to avoid the damage of healthy devices due to sustained overcurrent, and at the same time it does not incur in


Fig. 15. Experimental results with the two-level leg of Fig. 13 fed by a 50 V dc power supply and feeding a series resistanceinductance load. (a) Short-circuit of $\mathrm{S}_{1 \mathrm{a}}$ occurring in the middle of the conduction interval of $\mathrm{S}_{2}$. (b) Short-circuit of $\mathrm{S}_{2 \mathrm{a}}$ occurring in the middle of the conduction interval of $S_{1}$. (c) Short-circuit of $S_{2 a}$ occurring in the middle of the conduction interval of $\mathrm{S}_{2}$.
high di/dt that could damage healthy devices due to overvoltage. A signal reporting the health-status of the associated switch has been added. The iFuse does not require an additional power supply, because the power required for the iFuse operation is provided by recycling the turn-off losses of the associated converter switch. Therefore, the proposed design for the iFuse makes it suitable for its application in all types of converters and simplifies to a great extent the integration of the iFuse into a compact assembly, being a significant advantage in comparison to other existing solutions based on bulky fuses
and redundant converter branches. The health-status reporting functionality can be easily complemented with the OCF detection, by simply monitoring the associated switch voltage across the power terminals. Since the detection of the switch SCF is almost instantaneous, the iFuse will perform successfully regardless if the power converter is in steady-state or transient operation.

The iFuse enables in a simple manner substantial faulttolerance and reliability improvements in converters with parallel power devices, employing multilevel neutral-pointclamped topologies, with redundant legs and/or with multiple phases. If incorporated in multiple power switches, the converter will be able to withstand multiple switch faults. As a matter of fact, in cases such as in a two-level switch-levelredundant leg equipped with iFuses (Fig. 6(a)), the number of tolerated switch SCFs is greater than in the case of two redundant legs featuring the same total number of power switches. This advantage is certainly obtained at the expense of increased conduction losses, stray inductance in the commutation loops, circuit space and complexity, and cost. However, an optimal design of $\mathrm{S}_{\mathrm{iF}}$ producing very small conduction losses, the integration of $\mathrm{S}_{\mathrm{m}}$ and $\mathrm{S}_{\mathrm{iF}}$ into the same package, the integration of the auxiliary circuitry, together with the benefits of economies of scale under the scenario of a massive use of these SCs for multiple applications, could minimize these disadvantages to a level where the use of the iFuse is competitive. Moreover, an integrated design of the SC would free the converter manufacturer from the task of properly selecting the iFuse-components and a combined $\mathrm{S}_{\mathrm{m}}$ $\mathrm{S}_{\mathrm{iF}}$ chipset could be made available to configure power modules with device paralleling.

Experimental results demonstrate that the designed circuit allows a fast detection and isolation of a short-circuit-failed switch, clearing short-circuit currents up to 1 kA without damaging healthy devices.

## VII. REFERENCES

[1] H. Wang, M. Liserre, and F. Blaabjerg, "Toward Reliable Power Electronics: Challenges, Design Tools, and Opportunities," IEEE Ind. Electron. Mag., vol. 7, no. 2, pp. 17-26, Jun. 2013.
[2] W. Zhang, D. Xu, P. N. Enjeti, H. Li, J. T. Hawke, and H. S. Krishnamoorthy, "Survey on Fault-Tolerant Techniques for Power Electronic Converters," IEEE Trans. Power Electron., vol. 29, no. 12, pp. 6319-6331, Dec. 2014.
[3] Y. Song and B. Wang, "Survey on Reliability of Power Electronic Systems," IEEE Trans. Power Electron., vol. 28, no. 1, pp. 591-604, Jan. 2013.
[4] A. Matallana, E. Ibarra, I. López, J. Andreu, J. I. Garate, X. Jordà, and J. Rebollo, "Power module electronics in HEV/EV applications: New trends in wide-bandgap semiconductor technologies and design aspects," Renew. Sustain. Energy Rev., vol. 113, p. 109264, Oct. 2019.
[5] C. Cecati, A. O. Di Tommaso, F. Genduso, R. Miceli, and G. Ricco Galluzzo, "Comprehensive Modelling and Experimental Testing of Fault Detection and Management of a Non-Redundant Fault-Tolerant VSI," IEEE Trans. Ind. Electron., pp. 3945-3954, Jun. 2015.
[6] M. J. Sathik, J. D. Navamani, A. Lavanya, Y. Yang, D. Almakhles, and F. Blaabjerg, "Reliability Analysis of Power Components in Restructured DC/DC Converters," IEEE Trans. Device Mater. Reliab., vol. 21, no. 4, pp. 544-555, Dec. 2021.
[7] P. Lezana, J. Pou, T. A. Meynard, J. Rodriguez, S. Ceballos, and F. Richardeau, "Survey on Fault Operation on Multilevel Inverters," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2207-2218, Jul. 2010.
[8] B. Lu and S. K. Sharma, "A Literature Review of IGBT Fault Diagnostic and Protection Methods for Power Inverters," IEEE Trans. Ind. Appl., vol. 45, no. 5, pp. 1770-1777, 2009.
[9] J. Reimers, L. Dorn-Gomba, C. Mak, and A. Emadi, "Automotive Traction Inverters: Current Status and Future Trends," IEEE Trans. Veh. Technol., vol. 68, no. 4, pp. 3337-3350, Apr. 2019.
[10] J. Nicolas-Apruzzese, S. Busquets-Monge, J. Bordonau, S. Alepuz, and A. Calle-Prado, "Analysis of the Fault-Tolerance Capacity of the Multilevel Active-Clamped Converter," IEEE Trans. Ind. Electron., vol. 60, no. 11, pp. 4773-4783, Nov. 2013.
[11] Z. Wang, X. Wang, M. Cheng, and Y. Hu, "Comprehensive Investigation on Remedial Operation of Switch Faults for Dual Three-Phase PMSM Drives Fed by T-3L Inverters," IEEE Trans. Ind. Electron., vol. 65, no. 6, pp. 4574-4587, Jun. 2018.
[12] S. Bolognani, M. Zordan, and M. Zigliotto, "Experimental fault-tolerant control of a PMSM drive," IEEE Trans. Ind. Electron., vol. 47, no. 5, pp. 1134-1141, Oct. 2000.
[13] A. L. Julian and G. Oriti, "A Comparison of Redundant Inverter Topologies to Improve Voltage Source Inverter Reliability," IEEE Trans. Ind. Appl., vol. 43, no. 5, pp. 1371-1378, 2007.
[14] S. Ceballos, J. Pou, E. Robles, J. Zaragoza, and J. L. Martín, "Performance Evaluation of Fault-Tolerant Neutral-Point-Clamped Converters," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2709-2718, Aug. 2010.
[15] X. Kou, K. A. Corzine, and Y. L. Familiant, "A Unique Fault-Tolerant Design for Flying Capacitor Multilevel Inverter," IEEE Trans. Power Electron., vol. 19, no. 4, pp. 979-987, Jul. 2004.
[16] M. Gleissner and M.-M. Bakran, "A real-life fuse design for a faulttolerant motor inverter," in Proc. Eur. Conf. Power Electron. and Appl., pp. 1-11, Sep. 2016.
[17] R. Rodrigues, Y. Du, A. Antoniazzi, and P. Cairoli, "A Review of SolidState Circuit Breakers," IEEE Trans. Power Electron., vol. 36, no. 1, pp. 364-377, Jan. 2021.
[18] D. Marroqui, A. Garrigos, and J. M. M. Blanes, "LVDC SiC MOSFET Analog Electronic Fuse with Self-Adjusting Tripping Time Depending on Overcurrent Condition," IEEE Trans. Ind. Electron., pp. 1-1, 2021.
[19] R. Panguloori, "Basics of eFuses - Application Report - SLVA862A," Texas Instruments, 2016.
[20] R. Letor and R. Crisafulli, "Smart Power devices and new electronic fuses compliant with new E/E architecture for autonomous driving," in Proc. AEIT Int. Conf. Elect. and Electron. Technol. Automot., pp. 1-6, Jul. 2019.
[21] J.-C. Crebier and N. Rouger, "Loss Free Gate Driver Unipolar Power Supply for High Side Power Transistors," IEEE Trans. Power Electron., vol. 23, no. 3, pp. 1565-1573, May 2008.
[22] J. Roig, E. Stefanov, and F. Morancho, "Thermal behavior of a superjunction MOSFET in a high-current conduction," IEEE Trans. Electron Devices, vol. 53, no. 7, pp. 1712-1720, Jul. 2006.
[23] N. Rana, M. Kumar, A. Ghosh, and S. Banerjee, "A Novel Interleaved Tri-State Boost Converter With Lower Ripple and Improved Dynamic Response," IEEE Trans. Ind. Electron., vol. 65, no. 7, pp. 5456-5465, Jul. 2018.
[24] S. Busquets-Monge, R. Rafiezadeh, S. Alepuz, A. Filba-Martinez, and J. Nicolas-Apruzzese, "Fast Reliability Assessment of Neutral-PointClamped Topologies through Markov Models," IEEE Trans. Power Electron., vol. 36, no. 12, pp. 13449-13459, Jun. 2021.


Alber Filba-Martinez was born in Mataró, Spain. He received the M.S. and Ph.D. degrees in electronic engineering from the Universitat Politènica de Catalunya (UPC), Barcelona, Spain, in 2011 and 2017, respectively.

Since 2020 he is in a PostDoc tenure track at Catalonia Institute for Energy Research in Barcelona. From 2011 to 2020, he was a researcher in the Power Electronics Research Group, UPC, where he stills collaborates in some of the group's research lines. His research interests include multilevel converters for dc-dc conversion applications, power converters for electric vehicles, and faulttolerant power conversion.


Sergio Busquets-Monge (SM'11) was born in Barcelona, Spain. He received the M.S. degree in electrical engineering and the Ph.D. degree in electronic engineering from the Universitat Politècnica de Catalunya (UPC), Barcelona, in 1999 and 2006, respectively, and the M.S. degree in electrical engineering from Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, in 2001.

From 2001 to 2002, he was with Crown Audio, Inc. Since 2007, he has been an Associate Professor with the Electronic Engineering Department, UPC. His current research interests include standardized/modular power converter design and multilevel conversion.


Salvador Alepuz (S'98-M'03-SM'12) received the M.Sc. and Ph.D degrees in electrical and electronic engineering from the Universitat Politècnica de Catalunya (UPC), Barcelona, Spain, in 1993 and 2004, respectively.

Since 1994, he has been Associate Professor at the Escola Superior Politècnica (Universitat Pompeu Fabra), Tecnocampus Mataró-Maresme, Mataró (Barcelona) Spain. He has been visiting researcher at the Departamento de Electrónica, Universidad Técnica Federico Santa María, Chile, and the Electrical and Computer Engineering Department, Ryerson University, Toronto, Canada. His fields of interest are multilevel converters, ac power conversion and predictive control applied to renewable energy systems.


Gabriel Garcia-Rojas was born in Logroño, Spain. He received the B.S. in electronic engineering from the Universidad de la Rioja, Logroño, Spain, in 2012, and the M.S. degree in electronic engineering from the Universitat Politècnica de Catalunya (UPC), Barcelona, Spain, in 2015.
From 2015 to 2021, he worked as an electronics engineer for Sakma Electronica Industrial. In 2021, he joined the Power Electronics Research Group (GREP) at UPC, where he is currently pursuing his Ph.D. His research interests include multilevel converters for dc-dc conversion applications, power conversion in electric vehicles, and hybrid battery systems.


Adria Luque was born in Sabadell, Spain. He received the double M.S. degree in industrial engineering and automatic control and robotics from the Universitat Politècnica de Catalunya (UPC), Barcelona, Spain, in 2021.

He has been part of the Power Electronics Research Group and the Institute of Robotics, UPC. His research interests include multilevel power conversion and robotics.


Josep Bordonau (M'89) received the M.S. (Hons.) and Ph.D. (Hons.) degrees in electrical engineering from UPCBarcelonaTech, Barcelona, Spain, in 1984 and 1990, respectively.

Since 1991, he has been an Associate Professor with the Electronic Engineering Department, UPC. He has been the Education Director in Spain and Portugal (2010-2917) and Master's School Director (2018-2019) with EIT InnoEnergy, Eindhoven, The Netherlands. His research interest is focused on multilevel converters, applied to renewable energies, energy management systems, distributed generation systems, smart grids, and electric/hybrid vehicles.

TABLE III
Comparison of Alternative Technologies

| Feature | Smart/Intelligent Switch | Solid-State Circuit Breakers and Electronic Fuses | Proposed iFuse |
| :---: | :---: | :---: | :---: |
| Function | Provides overcurrent and short-circuit protection in a given circuit branch through a power semiconductor device that also performs a permanent switching function. As soon as a branch overcurrent is detected, the protection is activated leaving open the forward conduction path of the branch. | Provides overcurrent and short-circuit protection in a given circuit branch through a dedicated power semiconductor device introduced to only perform this function. As soon as a branch overcurrent is detected, the protection is activated, leaving open the branch. | Provides selective protection leaving open the forward conduction path of an associated power switch which has failed. The protection is activated as soon as the short-circuit failure of the associated power switch is detected, even at low current values. If the associated main power switch has not failed, the protection is not activated, even in the presence of overcurrents and short circuits. |
| Selective isolation of faulty power switches in voltage-source power converters | No | No | Yes |
| Enables reverse current direction after tripping | Yes | No (typically) | Yes |
| Bipolar voltage blocking after tripping | No | Yes (typically) | No |
| Includes voltage clamping circuit | No | Yes | No |
| Self powered | No (typically) | No (typically) | Yes |


[^0]:    This publication is part of Grant DPI2017-89153-P, funded by MCIN/AEI/10.13039/501100011033 and by ERDF A way of making Europe. (Corresponding author: Alber Filba-Martinez).
    A. Filba-Martinez is with Electronic Engineering Department, Universitat Politècnica de Catalunya, 08028-Barcelona, Spain and Power Systems Group, Catalonia Institute for Energy Research, 08930 Sant Adrià del Besòs, Spain (email: alber.filba@upc.edu).

[^1]:    S. Busquets-Monge, G. Garcia-Rojas, A. Luque and J. Bordonau are with the Electronic Engineering Department, Universitat Politècnica de Catalunya, 08028-Barcelona, Spain (e-mail: sergio.busquets@upc.edu; gabriel. garcia.rojas@upc.edu; adria.alados@gmail.com; josep.bordonau@upc.edu).
    S. Alepuz is with the Escola Superior Politècnica, Tecnocampus MataróMaresme, Universitat Pompeu Fabra, 08302-Mataró, Spain (e-mail: dr.salvador.alepuz@ieee.org).

