Uncover deeper insights into the impact of global research

Understand your place in the global engineering research landscape and make strategic decisions about the direction of your projects with a dynamic research intelligence tool based on the IET’s renowned Inspec database.

Precision analytics for research excellence

Enhanced features allow you to uncover deeper insights into the impact of global research and explore the elements most valuable to you. With Inspec Analytics, you can:

- Deepen your understanding of global scientific trends.
- Define the scope of research initiatives to maximise your impact.
- Assess your organisation's research output and impact.
- Evaluate the success of collaborative partnerships.

Learn more at inspect-analytics.theiet.org
Effects of clock deviations on the performance of microgrids based on virtual synchronous generators

Miguel Castilla1 | Jaume Miret1 | Luis García de Vicuña1 | Ramón Guzmán2 | Manel Velasco2 | Pau Martí2

1 Electronic Engineering Department, Technical University of Catalonia, Vilanova i la Geltrú, Spain
2 Automatic Control Department, Technical University of Catalonia, Vilanova i la Geltrú, Spain

Abstract

An inverter-based microgrid is a small-scale power network governed by a distributed control system. In this system, the nodes are the digital controllers of the power inverters, normally located at separate points within the microgrid. A relevant issue is that these controllers operate at different frequencies due to inherent clock deviations in the local hardware oscillators. This paper evaluates the effects of these clock deviations on the performance of microgrids equipped with inverters that emulate the operation of synchronous machines. A systematic procedure is presented to derive steady-state expressions of the inverter active power and microgrid frequency as a function of clock drift rates. This procedure is applied to swing and governor equations of the virtual synchronous generators, revealing the mechanism that allows clock drifts to be absorbed, making their presence negligible. In addition, it allows recognising the controllers that should never be implemented in a distributed control system, since they cause an unsatisfactory behaviour that can even lead to a blackout in the microgrid. Therefore, the relevance of this study is the identification of the control schemes that are most sensitive to clock drifts, which makes it easier to choose the most suitable control implementation for a particular application. Furthermore, technical guidelines are reported to help researchers on developing control solutions more robust to clock drifts. In this study, the theoretical results are validated by experimental tests in a laboratory microgrid.

1 | INTRODUCTION

Power inverters are essential elements in microgrids. They are responsible for integrating energy sources by injecting the active and reactive power demanded by the control system. In this mode of operation, the inverters are known as grid-feeding inverters [1]. Conversely, as grid-forming inverters, they are responsible for interfacing storage devices to ensure adequate energy reserved in the system. In addition, in this mode of operation, they participate in the frequency control of the microgrid by collaborating in the power balance between generation and demand [2]. In the literature, there are two families of grid-forming inverters: the first one with inverters that base their operation on the droop method and, the second one with inverters that emulate the operation of synchronous machines. Some attempts have been made to find the equivalence between both families with good results for the basic control implementations [3, 4]. Nowadays, the current trends in droop control are the development of distributed approaches for both frequency regulation and economic dispatch [5, 6]. In virtual synchronous generator (VSG) control, an emerging topic is the improvement of system inertia in order to satisfy the frequency transient-response requirements [7]. These different trends have motivated the development of both families along separate path, giving rise to algorithms with different compensators for droop and VSG control schemes [5–7].

As described above, the control schemes determine the mode of operation of inverters, as grid-feeding or grid-forming. These schemes are programmed in computing devices, mainly digital signal processors (DSP). These devices internally run with control signals synchronized by a crystal-based hardware oscillator. In this situation, clock drifts are unwanted variations in
the oscillator frequency measured over time [8]. Due to clock drifts, slightly different clock frequencies are noticed in distributed DSPs [8]. Typical clock drift rates for these computing devices are less than about 20 parts per million (ppm) [9]. This small deviation causes different effects in microgrids. In grid-feeding inverters, the effect is negligible since the injected active and reactive powers coincide with their references. Therefore, the power supplied by the energy sources is independent of the clock drifts of the distributed DSPs. The main reason for this desired behaviour is that grid-feeding inverters do not participate in the regulation of the grid frequency [1]. In droop-based grid-forming inverters which interface energy sources, the impact is unequal. In systems equipped with only primary control layers, the droop method provides an accurate frequency and power sharing even in the presence of clock drifts [10, 11]. Conversely, the operation of the microgrid deteriorates in some cases when secondary control layers are activated for the reduction of steady-state errors in voltage and frequency in droop-based inverters. The worst cases identified correspond to inverters that do not use the communication system for secondary control purposes [12]. In particular, large deviations in steady-state power sharing were noticed in this scenario for droop-controlled grid-forming inverters subject to clock drifts, as reported in [13]. A partial solution to this problem, valid only for high-load conditions, was presented in [14]. The study in [13] also revealed that frequency and power sharing was good enough for communication-based secondary control schemes.

Focusing on VSG grid-forming inverters, it is worth mentioning that the impact of clock drifts on these inverters has not been studied in the literature. As noted above, the compensators used in the new algorithms of droop and VSG control are clearly different today [5–7]. That is why the impact of clock drifts on droop control (as in [12–14]) and VSG control (as in this paper) should be studied separately. Therefore, the novelty of this paper is the study of the clock drift effects on microgrids equipped with VSG grid-forming inverters. The four contributions of the study are

(i) A classification of VSG schemes in three control families according to the response to clock drifts.

(ii) A systematic procedure to derive theoretical expressions that characterize the performance of the microgrid in steady-state as a function of the clock drifts.

(iii) A framework for identifying the mechanisms that allow clock drifts to be absorbed by control schemes.

(iv) A set of technical guidelines to develop robust control schemes to clock drifts.

The rest of the paper is organized as follows: Section 2 reviews the control schemes of the VSG inverters according to the compensators used in the swing and governor equations. Section 3 models the control schemes as a function of the clock drift rates and derives the steady-state expressions of the active power and frequency. This section includes technical guidelines to develop robust solutions to clock drifts. Section 4 validates the theoretical study with experimental results in a laboratory microgrid. Section 5 is the conclusion.

2 | CONTROL SCHEMES OF VSG INVERTERS

Figure 1 shows the control system of a grid-forming inverter [1]. The subscript i in the variables denotes the number of the VSG inverter, going from 1 to ni being n the total number of VSG inverters in the microgrid. The system in Figure 1 is a cascading combination of external and internal control loops with specific control objectives. External control loops regulate the angular frequency ωi, the amplitude Vi of the output voltage of inverter i by sharing the active pi and reactive qi powers supplied by the inverter [2, 5]. A virtual impedance Zvi is included in the external control loops to improve both inverter controllability and online limitation of the inverter output current i [15, 16]. Internal control loops ensure fast tracking of both reference voltage vi and reference current i with a typical transient response of approximately 100 times faster than external control loops [1]. The reference voltage for the voltage tracking loop vi is generated by the reference angular frequency ωi, reference amplitude Vi and the virtual impedance. Finally, the space-vector pulse-width modulator (SVPWM) generates the driving pulses of the inverter switches ui from the duty cycle signals si provided by the current tracking loop.

Grid-forming inverters operate as synchronous generators when swing and governor equations are implemented in the frequency control block of Figure 1. Typical compensators used in

![Figure 1: Control system of a grid-forming inverter](image-url)
these equations are listed in Table 1. In the swing equation, the damping effect in the active power is often emulated by using a proportional (P) controller of the frequency error [17–36]. In some studies, a derivative (D) controller is used to accelerate the transient response of the virtual generator [37, 38]. Both P and D compensators introduce a steady-state frequency error when the governor equation is not equipped with an integral compensator [4, 23–26]. The use of a low-pass filter at the output of a P, PD or PI compensator, hereafter referred to as LPF(P), LPF(PD) or LPF(PI), provides a degree of freedom in the design of these controllers and facilitates the achievements of their dynamic specifications [27–38]. All the compensators presented so far use only locally measured signals, which makes VSG inverters operate without communications. However, microgrid performance improves considerably with the exchange of locally measured signals between distributed controllers, as reported in [39, 40]. These last two studies are based on using the consensus (C) compensator in the governor equation, which requires the communication service for control purposes; see Table 1.

Table 2 shows the swing and governor equations with the particular implementation of each compensator. In these equations, the variables are written as a function of the local time \( t_i \). On the one hand, the swing equation is responsible for providing virtual inertia to the inverter by emulating the operation of the synchronous machine. To achieve this end, it calculates the reference angular frequency \( \omega^*_i \) as the integral of a linear combination of the errors in active power and angular frequency, where \( P^*_i \) is the reference active power and \( P_i \) the active power; see Table 2. The control parameters in these equations are the nominal angular frequency \( \omega_0 \), the inertia factor \( J_i \) and the damping factor \( D_i \). Note the different role that \( D_i \) plays in the swing equations. It is a proportional gain in the equation with P compensator while it is a derivative gain in the equation with D compensator. On the other hand, the governor equation provides frequency control by calculating the reference active power that each inverter must supply. In Table 2, the implementation of the compensators P, D, I, PI, LPF(P), LPF(PD), LPF(PI), and C for the governor equation is shown. For these compensators, the control parameters are the proportional \( k_{PI} \), derivative \( k_{Di} \), and integral \( k_{EI} \) gains of the compensators, the low-pass-filter cut-off frequency \( \omega_{LPFi} \) and the gain of the C compensator \( k_{Ci} \). Note that almost all compensators use integral terms, including I, PI, LPF(PI), LPF(PD), LPF(P) and C. In this regard, it is worth mentioning that the LPF(PI) compensator has a double integral, with the output of the frequency error integral as an input to a second integral that provides the value of the reference power; see Table 2. In addition, in the C compensator, the input of the integral term is a combination of two terms: the frequency error and a weighted sum of the reference active powers. This second term is introduced to improve the power sharing between VSG inverters [39, 40]. As indicated in Table 1, the C compensator is the only one that uses control signals received by the communication service. In particular, it receives each \( P^*_i/P_i \) signal at a transmission rate of \( T_r \). In this signal, \( j \) can take the values from 1 to \( n \) and \( j \neq i \).

The presented control system has its computing devices located at separate points within the microgrid. The challenge with this control system is the presence of distributed integrals.

### Table 1: Compensators in VSG inverters

<table>
<thead>
<tr>
<th>Swing</th>
<th>Governor</th>
<th>Comm.-based</th>
<th>References</th>
</tr>
</thead>
<tbody>
<tr>
<td>P</td>
<td>P</td>
<td>no</td>
<td>[17–20]</td>
</tr>
<tr>
<td>P</td>
<td>D</td>
<td>no</td>
<td>[21, 22]</td>
</tr>
<tr>
<td>P</td>
<td>I</td>
<td>no</td>
<td>[23, 24]</td>
</tr>
<tr>
<td>P</td>
<td>LPF(P)</td>
<td>no</td>
<td>[25, 26]</td>
</tr>
<tr>
<td>P</td>
<td>LPF(PD)</td>
<td>no</td>
<td>[27–33]</td>
</tr>
<tr>
<td>P</td>
<td>LPF(PI)</td>
<td>no</td>
<td>[34]</td>
</tr>
<tr>
<td>D</td>
<td>LPF(P)</td>
<td>no</td>
<td>[35, 36]</td>
</tr>
<tr>
<td>D</td>
<td>LPF(PI)</td>
<td>no</td>
<td>[37]</td>
</tr>
<tr>
<td>P</td>
<td>C</td>
<td>yes</td>
<td>[39, 40]</td>
</tr>
</tbody>
</table>

### Table 2: Compensators for swing and governor equations in VSG inverters

<table>
<thead>
<tr>
<th>Equation</th>
<th>Compensator</th>
<th>Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Swing</td>
<td>P</td>
<td>( \omega^<em><em>i(t) = \omega_0 + \frac{1}{\omega</em>{LPFi}} \int_0^t (\omega^</em>_i(t) - P_i(t) + D_i(\omega_0 - \omega^*_i(t)))dt_i )</td>
</tr>
<tr>
<td>Swing</td>
<td>D</td>
<td>( \omega^<em><em>i(t) = \omega_0 + \frac{1}{\omega</em>{LPFi}} \int_0^t (\omega^</em>_i(t) - P_i(t) + D_i(\omega_0 - \omega^*_i(t)))dt_i )</td>
</tr>
<tr>
<td>Governor</td>
<td>P</td>
<td>( P^<em><em>i(t) = k</em>{PI}(\omega_0 - \omega^</em>_i(t)) )</td>
</tr>
<tr>
<td>Governor</td>
<td>I</td>
<td>( P^<em><em>i(t) = k</em>{Di}(\omega_0 - \omega^</em>_i(t)) )</td>
</tr>
<tr>
<td>Governor</td>
<td>PI</td>
<td>( P^<em><em>i(t) = k</em>{LPFPI}(k_{LPF}(\omega_0 - \omega^</em><em>i(t))) + k</em>{Di}(\omega_0 - \omega^*_i(t))dt_i )</td>
</tr>
<tr>
<td>Governor</td>
<td>LPF(P)</td>
<td>( P^<em><em>i(t) = k</em>{LPF}(\omega_{LPFi}(\omega_0 - \omega^</em>_i(t)) - P^*_i(t))dt_i )</td>
</tr>
<tr>
<td>Governor</td>
<td>LPF(PD)</td>
<td>( P^<em><em>i(t) = \omega</em>{LPF}(\omega_{LPFi}(\omega_0 - \omega^</em><em>i(t)) + k</em>{Di}(\omega_0 - \omega^*_i(t)))dt_i )</td>
</tr>
<tr>
<td>Governor</td>
<td>LPF(PI)</td>
<td>( P^<em><em>i(t) = \omega</em>{LPF}(\omega_{LPFi}(\omega_0 - \omega^</em><em>i(t))) + k</em>{Di}(\omega_0 - \omega^*_i(t)))dt_i )</td>
</tr>
<tr>
<td>Governor</td>
<td>C</td>
<td>( P^<em><em>i(t) = k</em>{Ci}(\omega_0 - \omega^</em><em>i(t)) + k</em>{Di} \sum_{j=1}^{n} \frac{P^<em>_j(t) - P^</em>_i(t)}{D_j}dt_i )</td>
</tr>
</tbody>
</table>
that are calculated locally with computing devices with clock drifts [41]. This problem is analysed and discussed in detail in next section.

3 | THEORETICAL ANALYSIS

The four contributions of this paper are listed at the end of Section 1. All these contributions are presented in this section through a theoretical analysis of the microgrid.

3.1 | Model considering a global reference time

The analysis is based on considering a global time \( t \) for all the computing devices of the VSG inverters. Each local time can be expressed in terms of the global time as [10]

\[
t_i = d_i t,
\]

where \( d_i \) is defined as the clock drift rate. Ideally, \( d_i = 1 \). However, in practice, small deviations around this ideal value are noticed. In this study, the limits for the DSPs used in the laboratory microgrid are [9]

\[
1 - 20 \text{ ppm} < d_i < 1 + 20 \text{ ppm}.
\]

The assumptions for the analysis are listed below:

(i) The frequency control loop forces the inverter to exactly follow the reference angular frequency \( \omega_i \) \( (t) = \omega_i^* \) \( (t) \). In terms of global time, the angular frequency is written as [10]

\[
\omega_i \left( t_i \right) = \frac{2\pi}{T_i} = \frac{2\pi}{d_i T} = \frac{\omega_i \left( t \right)}{d_i},
\]

where \( T_i \) and \( T \) are the periods of the sinusoidal signals (voltages and currents) of inverter \( i \) expressed in local and global times, respectively. Therefore, it is also true that

\[
\omega_i^* \left( t_i \right) = \frac{\omega_i \left( t \right)}{d_i}.
\]

(ii) The properties of the communication system are ideal, so time delays and packet losses are considered negligible when analysing the effect of clock drifts on microgrid performance. Of course, these properties are important in the analysis of the dynamic response of the microgrid. For instance, excessive time delays in the communication network can lead the system to instability [41–43]. However, as shown below, the impact of clock drifts is identified in the theoretical analysis of the steady-state operation, that is, when all the variables involved remain in their equilibrium point. In this state, the assumption about the communication system presented in this point is valid, as reported previously in [10] and [11].

3.2 | Steady-state active power and frequency

Clock drifts move the position of the poles of the closed-loop system almost imperceptibly [12, 13]. Therefore, the impact of clock drifts must be analysed in steady-state operation. A systematic procedure to derive the steady-state expressions of the active power supplied by the VSG inverters \( P_{i,ss} \) and the microgrid frequency \( \omega_{ss} \) is presented below:

(i) Write all the swing and governor equations as a function of the global time \( t \) by inserting (1) and (4) in the equations listed in Table 2.

(ii) Particularize the above equations for steady state. Note that all VSG inverters operate at the same frequency

\[
\omega_{i,ss} = \omega_{ss}.
\]

because the steady-state frequency is a global variable in a power system [2, 5].

(i) In steady state, the input of the integral term of a well-regulated system is 0 [44]. Apply this principle to the steady-state swing and governor equations obtained in the previous step. Following this principle, two set of equations as a function of \( P^e_{i,ss}, P^e_{j,ss}, \omega_{ss} \) and \( \omega_{ss} \) are obtained

\[
P_{i,ss} = f_{swi} \left( P^e_{i,ss}, \omega_{ss} \right),
\]

\[
P^e_{j,ss} = f_{gov} \left( P^e_{j,ss}, \omega_{ss} \right),
\]

where \( f_{swi} \) and \( f_{gov} \) denote swing and governor equations, respectively. In other words, the steady-state values of the active power \( P_{i,ss} \) and its reference \( P^e_{i,ss} \) rely on the microgrid frequency \( \omega_{ss} \) and the reference power of the other inverter \( P^e_{j,ss} \). A special situation is observed in the governor equations using I and PI compensators. In these equations, the input of the integral term is the frequency error only; see Table 2. The same is true for the inner integral of the governor equation with the LPF(PI) compensator. In these three cases, the input of the integral term cannot be 0 in steady-state since the left-side of (9)
cannot be 0 simultaneously for all DSPs. The reason of this is that, in practice, the clock drift rates are different \((d_1 \neq d_2 \neq \cdots \neq d_n)\)

\[
\omega_0 - \frac{\omega_{ss}}{d_i} \neq 0. \tag{9}
\]

Note that (9) is obtained by inserting (4) and (6) in the integral term of the compensators in Table 2 with frequency error only; see the governor equations with \(I\), \(PI\) and \(LPF(PI)\) compensators. Consequently, the output of these integral terms increase or decrease continuously over time depending on the sign of \(\omega_0 - \omega_{ss}/d_i\)

\[
k_{li} \int \left( \omega_0 - \frac{\omega_{ss}}{d_i} \right) dt = k_{li} \left( \omega_0 - \frac{\omega_{ss}}{d_i} \right) t. \tag{10}
\]

This situation is not repeated in the rest of governor equations with integral terms, that is, compensators \(LPF(P)\), \(LPF(PD)\) and \(C\). In these three cases, the input of the integral is a linear combination of the frequency error and another term that depends on the reference power; see Table 2. This second term absorbs the impact of clock drifts, giving a very small error in active power, as will be seen in the next subsection. For this reason, the active power is properly regulated with \(LPF(P)\), \(LPF(PD)\) and \(C\) compensators, even though they use distributed integral terms. In other words, these compensators prevent the continuous increase or decrease of the active power over time produced by clock drifts.

(i) Particularize the power balance equation for steady state

\[
P_C + \sum_{j=1}^{n} P_{j,ir} = P_L + P_{bat}. \tag{11}
\]

(ii) Solve the system of Equations (7), (8) and (11) for \(P_{j,ir}\) and \(\omega_{ss}\).

Tables 3 and 4 show the results of applying this procedure to the VSG control schemes listed in Table 2.

### 4 Discussion

From the above analysis, VSG control schemes are classified in three families, which are defined in the left column of Table 3. The control schemes of each family share the same expressions of frequency and active power in steady state, as shown in Tables 3 and 4. Therefore, the elements of each family have a common response to clock drifts. Below is a discussion of the impact of clock drifts on these families.

As shown in Table 3, in family 1, the microgrid frequency deviates from the nominal value depending on the power

### Table 3: Steady-state microgrid angular frequency

<table>
<thead>
<tr>
<th>Family</th>
<th>Swing</th>
<th>Governor</th>
<th>Steady-state angular frequency (\omega_{ss})</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>P</td>
<td>P</td>
<td>(\omega_0 \sum_j (D_j + kP_j) - P_L - P_{bat} + P_{Cj} / \sum_j \left( \frac{D_j + kP_j}{d_j} \right))</td>
</tr>
<tr>
<td>2</td>
<td>P</td>
<td>D</td>
<td>(\omega_0 \sum_j (k_{i,j} d_j) / \sum_j (k_{i,j}))</td>
</tr>
<tr>
<td>3</td>
<td>P</td>
<td>C</td>
<td>(\omega_0 \sum_j \left( \frac{1}{k_{Cj} d_j} \right) / \sum_j \left( \frac{1}{k_{Cj} d_j} \right))</td>
</tr>
</tbody>
</table>

### Table 4: Steady-state active power supplied by the VSG inverters as a function of the clock drift rates

<table>
<thead>
<tr>
<th>Family</th>
<th>Steady-state active power (P_{j,ir})</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>(P_L + P_{bat} - P_{Cj} / \sum_j \left( \frac{D_j + kP_j}{d_j} \right) ) + (\omega_0 (D_j + kP_j) \left( 1 - \sum_j \left( \frac{k_{i,j} d_j}{k_{i,j}} \right) / \sum_j \left( \frac{k_{i,j} d_j}{d_j} \right) \right))</td>
</tr>
<tr>
<td>2</td>
<td>(P_L + P_{bat} - P_{Cj} / \sum_j \left( \frac{k_{i,j} d_j}{k_{i,j}} \right) + \omega_0 (d_j - \sum_j \left( k_{i,j} d_j \right) / \sum_j \left( k_{i,j} \right) \right) \left( \frac{D_j + kP_j + kP_j d_j}{d_j} \right))</td>
</tr>
<tr>
<td>3</td>
<td>(\omega_{ss} / k_{Cj} \left( 1 - \sum_j \left( \frac{k_{Cj} d_j}{d_j} \right) / \sum_j \left( \frac{1}{d_j} \right) \right) \left( 1 + \frac{k_{Cj}}{1 - \sum_j \left( \frac{k_{Cj} d_j}{d_j} \right)} \frac{D_j}{d_j} \right))</td>
</tr>
</tbody>
</table>
balance. The compensators of this family produce this deviation, because they are not based on integral terms of the frequency error; see Table 2. In this family, the deviation is insignificant only when generation and consumption coincide, that is, $P_i = P_j + P_{loss}$. This condition is only possible in generators with a load following control strategy [45]. In microgrids with energy storage devices, this strategy is not advantageous and, therefore, this situation is not considered in this study. Consequently, notable frequency deviations are normally expected in family 1 when generation is higher than consumption or vice versa. However, in families 2 and 3, the frequency is independent of power balance, as shown in Table 3. This is because the compensators in these families use integral terms of the frequency error.

Active power has two terms in all families; see Table 4. The term on the left depends on the power balance, as expected for the correct distribution of power among grid-forming inverters. The term on the right is an offset produced by clock drifts. In fact, this offset disappears in the ideal situation where $d_i = 1$, for $i = 1, \ldots, n$. Table 5 shows the steady-state active power in this situation. In this case, the only difference between families is that power sharing depends on different control parameters. This is not an important issue because the design of these parameters can be done in such a way that the same behaviour is achieved in the three families.

Returning to the discussion of the offset term in the active power, it is worth mentioning that in families 1 and 3 this term is negligible. In other words, the expressions in Tables 4 and 5 for families 1 and 3 nearly coincide. This point can be easily verified with a numerical example using the data presented in next section for the laboratory microgrid. However, for family 2, the offset is directly dependent on time through the term (see Table 4)

$$\omega_0 \left( d_i - \sum_{j=1}^{n} \left( k_{ij} \epsilon_j \right) / \sum_{j=1}^{n} \left( k_{ij} \right) \right) k_{Pf} t = \omega_0 \epsilon_i k_{Pf} t, \quad (12)$$

where $\epsilon_i$ is an error defined between the clock drift rate $d_i$ and an averaged term that takes into account the clock drift rate of all DSPs and the integral gains of the governor equations. The expression in (12) causes the active power to increase (if $\epsilon_i$ is positive) or decrease (if $\epsilon_i$ is negative) continuously, being the dominant term of the active power injected by the inverters belonging to family 2. From a practical point of view, this behaviour will inevitably lead to the shutdown of the inverters when they reach the limit for the maximum power, probably causing a blackout in the microgrid. Consequently, the control schemes of family 2 cannot be used in this application. It is worth mentioning that this practical problem was not previously reported in the operation of VSG inverters in microgrids.

### 4.1 Technical guidelines to develop robust control schemes to clock drifts

Distributed integrals calculated using local DSPs can cause performance problems in networked control systems. This a common phenomenon formulated in a general framework in [44]. In microgrids, problems in droop-based grid-forming inverters arise in frequency regulation when the input of the distributed integrals is only based on the frequency error [12–14]. This phenomenon is observed again in this paper in the study of VSG grid-forming inverters; see the compensators I, PI and LPF(PI) in Table 2.

Several state-of-the-art control schemes alleviate this problem. The easiest way to do this is by using a low-pass filter, as in LPF(P) and LPF(PD) compensators. These implementations include the reference active power as an additional input to the integral, which absorbs the deviations caused by the clock drifts. A more sophisticated solution is the communication-based C compensator that uses the reference active power of the other inverters to compensate for practical differences between them.

Current research on VSG inverters focuses on improving the inertia of microgrids. New control schemes are needed to meet stringent transient response specifications. In this scenario, robustness is achieved by implementing distributed integrals with a combination of input terms that includes the frequency error and other terms responsible for absorbing the effects of clock drifts. The choice of these additional terms will mark the performance of the distributed control system. This study can be a guide for the synthesis of these new control schemes.

### 5 EXPERIMENTAL VALIDATION

The theoretical results of this study can be summarised as

(i) The active powers of VSG inverters with control schemes classified in family 2 diverge over time.
(ii) The active powers of VSG inverters with control schemes classified in families 1 and 3 coincide in steady state.

In this section, these results are experimentally validated with tests conducted in a laboratory microgrid.

#### 5.1 Laboratory microgrid

Figure 2 shows the diagram of the laboratory microgrid. The grid-forming converters are represented as voltage sources and are connected to nodes 1 and 2 through a transformer. In these converters, the primary source is a DC source (Amrel, SPS800-19), which emulates the battery banks BAT1 and BAT2. The
grid-feeding converters are represented as current sources and are connected to nodes 3, 4 and 5 also through a transformer. These converters were programmed to imitate the operation of wind (WIND1 and WIND2) and photovoltaic (PV) generators. Two loads are connected to nodes 6 and 7. The described setup is suitable for evaluating the impact of clock drifts in inverter-based microgrids [10–12]. The clock drift problem occurs in the distributed DSPs that control each of the five inverters considered. Primary sources can be emulated as in this setup or using real wind and PV sources, but in no case will they have an effect on the operation of the DSPs. Therefore, clock drift effects on microgrid response are independent of the nature of the primary sources.

Figure 3 shows two photos with the complete microgrid setup and a detailed view of some components. The inverters were built with three-phase IGBT full-bridge configurations (Guasch, MTL-CBH060F12IXHF); see blue boxes in Figure 3. Each inverter was controlled with a dual-core DSP, which is formed by a C28 control processor and a M3 communication processor (TI, Concerto F28M36P63C); see the vertical green card on the left side of Figure 3b. For control purposes, the communication among M3 processors was done through an Ethernet link with User Datagram Protocol (UDP)/Internet Protocol (IP). For monitoring purposes, the communication of the M3 processors with the supervisory personal computer was performed with Transmission Control Protocol (TCP)/IP.

5.2 Details on the control implementation

The control system in Figure 1 was programmed in the C28 processors of the grid-forming inverters. The frequency control was implemented with the swing and governor equations shown in Table 2. The voltage control is based on generating the reference voltage amplitude as follows [20]

\[
V_i^* (t_i) = V_0 + k_{k_f} \int \left( -q_i (t_i) + E_i (V_0 - V_i (t_i)) \right) \, dt_i,
\]

where \( V_i \) is the amplitude of the inverter output voltage and \( V_0 \) its nominal value, \( q_i \) the reactive power supplied by the inverter, \( E_i \) the damping factor of the reactive power, and \( k_{k_f} \) the gain of the integral compensator. Note that (13) is
TABLE 6 Nominal values of the microgrid components

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Quantity</th>
<th>Nominal value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_0$</td>
<td>Phase-to-neutral voltage</td>
<td>155 V (peak)</td>
</tr>
<tr>
<td>$\omega_0$</td>
<td>Angular frequency</td>
<td>2$\pi$ 60 rad/s</td>
</tr>
<tr>
<td>$V_{DC}$</td>
<td>DC voltage at battery side</td>
<td>400 V</td>
</tr>
<tr>
<td>$Z_1$</td>
<td>Impedance of transformer $T_1$</td>
<td>0.50 + j 0.38 $\Omega$</td>
</tr>
<tr>
<td>$Z_2$</td>
<td>Impedance of transformer $T_2$</td>
<td>1.95 + j 0.68 $\Omega$</td>
</tr>
<tr>
<td>$Z_{16}, Z_{53}, Z_{47}$</td>
<td>Impedance of lines $L_{16}, L_{35}$ and $L_{47}$</td>
<td>0.04 + j 0.75 $\Omega$</td>
</tr>
<tr>
<td>$Z_{25}, Z_{34}, Z_{36}$</td>
<td>Impedance of lines $L_{25}, L_{34}$ and $L_{36}$</td>
<td>0.02 + j 0.30 $\Omega$</td>
</tr>
<tr>
<td>$T_s$</td>
<td>Sampling and switching period</td>
<td>100 ms</td>
</tr>
<tr>
<td>$T_r$</td>
<td>Transmission period</td>
<td>100 $\mu$s</td>
</tr>
<tr>
<td>$J_1, J_2$</td>
<td>Inertia of swing equation</td>
<td>0.27 Ws/(rad/s)$^2$</td>
</tr>
<tr>
<td>$D_1, D_2$</td>
<td>Damping of swing equation</td>
<td>500 W/(rad/s)</td>
</tr>
<tr>
<td>$k_{p1}, k_{p2}$</td>
<td>Proportional gain of governor equation</td>
<td>1000 W/(rad/s)</td>
</tr>
<tr>
<td>$k_{i1}, k_{i2}$</td>
<td>Integral gain of governor equation</td>
<td>50 W/rad</td>
</tr>
<tr>
<td>$\omega_{LPF1}, \omega_{LPF2}$</td>
<td>Low-pass-filter cut-off frequency of governor equation</td>
<td>2$\pi$ 1.2 rad/s</td>
</tr>
<tr>
<td>$k_{c1}, k_{c2}$</td>
<td>Consensus gain of governor equation</td>
<td>50</td>
</tr>
<tr>
<td>$E_1, E_2$</td>
<td>Damping of voltage equation</td>
<td>100 A</td>
</tr>
<tr>
<td>$k_{v1}, k_{v2}$</td>
<td>Integral gain of voltage equation</td>
<td>0.2 (As)$^{-1}$</td>
</tr>
<tr>
<td>$Z_{vi1}, Z_{vi2}$</td>
<td>Virtual impedance</td>
<td>j 3.77 $\Omega$</td>
</tr>
</tbody>
</table>

Similar to the swing equation with P compensator shown in Table 2, but in the voltage/reactive-power channel instead of the frequency/active-power channel. The reference voltage in Figure 1 was generated as [15]

$$v_i^*(t_i) = V_i^*(t_i) \sin (\omega_i^*(t_i) t_i - Z_{vi} i_i(t_i)), \quad (14)$$

where $Z_{vi} = \omega_i L_{vi}$ is the virtual impedance and $L_{vi}$ is the virtual inductance. With the presented control schemes for frequency and voltage control, a dominant inductive impedance is needed to ensure controllability, which is achieved by the proper design of the virtual inductance $L_{vi}$ [16]. The internal control loops in Figure 1 were programmed in stationary reference frame with proportional-resonant (PR) compensators. This choice is based on the excellent voltage and current tracking properties of these compensators for reference sinusoidal signals operating at fundamental frequency [1].

In grid-feeding inverters, the current tracking loop was also programmed in stationary reference frame using PR compensators. The reference current for this loop was calculated as [1]

$$i_i^*(t_i) = \frac{P_i^*(t_i)}{V_i^*(t_i)} v_i(t_i), \quad (15)$$

where $v_i$ is the output voltage and $V_i$ its amplitude. In (15), the reference power $P_i^*(t_i)$ is particularized for the wind and PV generators included in Figure 2 as $P_{WIND1}^*, P_{WIND2}^*$, and $P_{PV1}^*$, respectively.

5.3 Values of the microgrid components

Table 6 lists the nominal values of the microgrid components, including microgrid voltage and frequency, DC voltage at battery side, parasitic elements of transformers and power lines, sampling, switching and transmission periods, and control parameters of grid-forming inverters (with subscripts 1 and 2). The experimental results presented in the next sections were obtained using several pairs of DSPs. These pairs were formed by always keeping the same DSP for inverter 1 and changing the DSP device for inverter 2. In this way, a rich set of practical experiences was achieved due to the different clock drift rates for DSP2.

5.4 Measurement of clock drift rates

Table 7 lists the clock drift rates measured for the four pairs of DSPs considered. The test performed to measure these drift rates is described below.
The clock of the DSP for the PV inverter is considered the global time in the microgrid. The drift rates of the other five DSP clocks refer to this global time. In the test, the inverters and M3 processors were disabled. C28 processors were programmed to generate a pulse each 100 μs. The number of pulses was counted for 10,000 s in the DSP devices under test (DUT) using the C28 processor via hardware interrupts. The process was repeated four times to obtain an averaged number of pulses for each processor \( N_{i,DUT} \) in order to compensate random delays. Based on (1), the clock drift rates were calculated as

\[
d_i = \frac{N_{i,DUT}}{N_{\text{ref}}},
\]

where \( N_{\text{ref}} \) was the average number of pulses counted in the DSP for the PV inverter.

### 5.5 Numerical example for family 2 control schemes

This subsection discusses some issues about family 2 control schemes with a numerical example. The analysis focuses on family 2 because it is the only family with active powers that continuously increase or decrease over time (see Table 4). In the example, a constant generation and demand is considered with \( P_G = 2.5 \, \text{kW} \) and \( P_L = 3.83 \, \text{kW} \), respectively. The power losses are \( P_{\text{loss}} = 0.17 \, \text{kW} \).

For family 2, the expressions for frequency and power were collected in Tables 3 and 4. By replacing the numerical values of the previous paragraph and those of Table 6 in these expressions, the resulting equations are

\[
P_{1,ss} = 750 - 60\pi (d_2 - d_1) k_{11} \left( \frac{1000 + D_1}{k_{11} d_1} + t \right), \quad (17)
\]

\[
P_{2,ss} = 750 + 60\pi (d_2 - d_1) k_{12} \left( \frac{1000 + D_2}{k_{12} d_2} + t \right), \quad (18)
\]

\[
f_{ss} = f_0 \frac{d_1 + d_2}{2} \approx 60 \, \text{Hz}. \quad (19)
\]

In (17)–(19), the damping factors \( D_i \), the integral gains of governor equations \( k_{ii} \), and the clock drift rates \( d_i \) are kept as variables to discuss their impact on the performance of family 2 control schemes.

Individual powers of the batteries \( (P_{1,ss} \text{ and } P_{2,ss}) \) diverge in time because their expressions depend on \( t \), as seen in (17) and (18). This is a problem in family 2 control schemes that cannot be alleviated with high damping factors \( D_1 \) as might initially be considered. In fact, the effect of \( D_1 \) on \( P_{1,ss} \) is to change its initial value at \( t = 0 \), but \( D_1 \) has no influence on the \( P_{ss} \) term that evolves over time, being its slope \( \Delta P_{ss}(t) \)

\[
\Delta P_{ss}(t) = -60\pi (d_2 - d_1) k_{ii}, \quad (20)
\]

and, therefore, cannot cancel it. Note that the individual power of the batteries is constant only if \( d_1 = d_2 \), which is not the case in real applications (see Table 7), or with \( k_{ii} = 0 \), which is also not possible for the control schemes of family 2.

However, the total power supplied by the batteries \( P_{B_{\text{BAT},ss}} = P_{1,ss} + P_{2,ss} \) is constant and independent of the clock drift rates. By replacing the values of \( D_1 \) and \( k_{ii} \) in (17) and (18), the power \( P_{B_{\text{BAT},ss}} \) is written as

\[
P_{B_{\text{BAT},ss}} = 1500 - 90000\pi \frac{(d_2 - d_1)^2}{d_1 d_2}. \quad (21)
\]

Even considering the largest possible difference between \( d_1 \) and \( d_2 \), that is, 40 ppm according to (2), the second term on the right-hand side of (21) is negligible. Therefore, \( P_{B_{\text{BAT},ss}} \approx 1.5 \, \text{kW} \). Note that, with this result, the power balance equation in (5) holds. Hence, power generation coincides with power demand, as desired. The fact that the power balance is fulfilled in steady state makes the frequency of the microgrid constant, as announced in (19), even if the power of each battery separates over time.

### 5.6 Design of the experiments

The objective of the experiments is to validate the theoretical results summarised at the beginning of Section 4. As shown in previous subsection, the slopes \( \Delta P_{ss}(t) \) are very small for control schemes in family 2. Therefore, the experiments should last long enough so that the difference between the powers of the VSG inverters can be clearly appreciated. For this purpose, all figures with experimental results have a duration of 600 s.

In the experiments, the two VSG inverters are turned on at the same time to share load power collaboratively. In any case, since clock drifts are a physical property of crystal-based hardware oscillators, this property (which is intrinsic to distributed DSPs) is not influenced by the inverter power-up sequence.

In the following subsections, the theoretical results will be evaluated in several generation scenarios and using DSP devices with different clock drift rates.

### 5.7 Experimental validation of family 2 schemes in a scenario with constant generation and demand

The theoretical discussion in Section 4.5 is validated by experimental results. The constant generation and demand scenario is: \( P_G = 2.5 \, \text{kW} \), \( P_L = 3.83 \, \text{kW} \) and \( P_{\text{loss}} = 0.17 \, \text{kW} \). Figure 4 shows measured active powers and frequencies using the DSPs considered in Table 7. The important point in this figure is that active powers diverge, as predicted by (17) and (18). In addition, the slopes of the active powers are different in each subfigure in which DSPs with different clock drift rates are used. Note that the slopes are reduced from Figure 4a to Figure 4d as the
difference between the clock drift rates $d_2 - d_1$ is also reduced; see Figure 4 and Table 7.

Figure 5 shows the measurements for non-nominal values of $D_i$ and $k_{ii}$ using the pair of DSPs 1. Comparing Figures 4a and 5a, it is clear that changes in $D_i$ are almost negligible on the slopes of the active powers, as predicted by (20). In addition, comparing Figures 4a and 5b, it is clear that the slopes increase as $k_{ii}$ increases. This effect was also theoretically predicted by (20).

The experimental results presented in this subsection correspond to the control scheme with P and PI compensators in swing and governor equations. The transient response of the rest of control schemes in family 2 shows a very similar behaviour in this test condition. For this reason, these additional transient responses have been omitted in this paper.

5.8 Experimental validation in a scenario with variable generation and demand

This subsection evaluates the operation of the three control families in a realistic scenario with variable generation and demand. Figure 6 shows the power supplied by the wind and PV generators, and the power consumed by the loads. Figure 7 shows the active powers and frequencies of the VSG inverters governed by the three control families using the pair of DSPs 1. In families 1 and 2, the results correspond to the control schemes specified at the bottom of the figure. Practically the same results were obtained with the rest of schemes of these families.

From Figure 7, it is clear that the effects of clock drifts are negligible in control families 1 and 3. In both families, the powers supplied by the VSG inverters coincide; see the top of Figures 7a and 7c. In each control family, the operating
frequencies of the VSG inverters also coincide; see the bottom of Figures 7a and 7c. In fact, in family 1, the frequencies deviate from the nominal value according to the supplied active power. However, in family 3, the frequencies move slightly around 60 Hz due to the integral action of the governor equation. In family 2, the operating frequencies are similar to those in family 3; see the bottom of Figures 7b and 7c. This similar behaviour is because of the integral term in the governor equation is dominant in the frequency dynamics. However, the active powers are separating as time progresses, as shown in the top of Figure 7b. This fact is a direct consequence of the different clock drifts in the local hardware oscillators of the pair of DSPs 1, as predicted by (17) and (18).

The test was repeated with the pairs of DSPs 2, 3 and 4. For control families 1 and 3, the results were nearly identical as those shown in Figures 7a and 7c. For control family 2, it was observed that the active powers diverged over time with lower slopes compared to the results in Figure 7b. The results are shown in Figure 8. Note that the slopes decreased as the difference between the clock drift rates \( d_2 - d_1 \) decreased. This phenomenon was already observed in Figure 4 with constant generation and demand. In this test, it is found that the phenomenon is repeated for the scenario with variable generation and demand.

6 | CONCLUSION

In this paper, a classification of VSG inverters in three control families has been presented. Family 1 and 3 control schemes
provide excellent power sharing and frequency regulation. However, family 2 control schemes produce unsatisfactory performance due to clock drifts in the hardware oscillators of the distributed DSPs. Although the total power delivered by VSG inverters is constant in this family, individual powers diverge over time. This impact of clock drifts will inevitably lead to the shutdown of the inverters when they reach the limit of the maximum power. The properties of these three control families have been experimentally validated in a laboratory microgrid. In the test, several generation scenarios and DSP devices with different clock drift rates have been considered.

The development of novel VSG control schemes is an open topic for further research. The technical guidelines provided in this paper are valuable in designing robust control schemes to clock drifts.

ACKNOWLEDGEMENTS

This work was supported by the Ministry of Science, Innovation and Universities of Spain and by the European Regional Development Fund under project RTI2018-100732-B-C22.

ORCID

Miguel Castilla https://orcid.org/0000-0002-3284-860X

REFERENCES