

# Modern Gain-Cell Memories in Advanced Technologies

E. Amat

*NEMS and Nanofabrication group  
Barcelona Microelectronic Institute  
(IMB-CNM)  
Bellaterra, Spain  
esteve.amat@imb-cnm.csic.es*

R. Canal

*Department of Computer Architecture  
Universitat Politècnica de Catalunya,  
BarcelonaTech, UPC  
Barcelona, Spain  
rcanal@ac.upc.edu*

A. Rubio

*Department of Electronic Design  
Universitat Politècnica de Catalunya,  
BarcelonaTech, UPC  
Barcelona, Spain  
antonio.rubio@upc.edu*

**Abstract**— With the advent of the slowdown in DRAM capacitor scaling [1] and the increased reliability problems of traditional 6T SRAM memories [2], industry and academia have looked for alternative memory cells. Among those, gain-cells have attracted significant attention due to their smaller size (compared to SRAM) and non-destructive read operation (compared to DRAM) as well as considerable low power and reasonable robustness. This paper first summarizes the available evidences of SRAM and eDRAM in commercial and test chips. Then, it analyzes the performance, reliability and scaling of eDRAM gain-cells in 10 and 7 nm FinFET technology; as well as above and below  $V_T$  (i.e. sub-threshold).

**Keywords**—SRAM, DRAM, gain-cells, FinFET

## I. INTRODUCTION

SRAM memory cells have dominated computing systems for on-chip memory in the last decades. Similarly, capacitor-based DRAM has dominated off-chip memory (i.e. main memory). Despite the dominance, recent studies have shown the difficulties of continuous scaling of DRAM cells [1], as well as, instability/reliability issues in SRAMs. As an alternative, several authors have studied eDRAM gain-cells as a viable solution. Table 1 compares the pros and cons of several SRAM and DRAM cells and it points to documented industrial work/collaborations and academic tape-outs that use these cells. SRAM still dominate the market, yet, we can see a rising interest from industry for eDRAM gain-cells.

The following sections provide a succinct characterization of gain-cells in advanced technologies (10

and 7 nm FinFET; as well as, at sub-threshold voltages) in terms of robustness, process variability and aging, for different modern technologies and sub-threshold domains (sub- $V_T$ ). For space reasons, we will not include energy results, another factor in favor of eDRAM. We will focus our attention mainly on 2T, 2T1D, 3T and 3T1D eDRAM cells.

## II. CONCEPT OF GAIN CELL MEMORIES

### A. Description of 2T, 2T1D, 3T and 3T1D gain-cells

All these cells are technologically compatible with conventional CMOS, avoiding the specific layers and processes required for the implementation of the capacitor in 1T1C-DRAM. Fig. 1 shows the schemes of the circuits for the four types of eDRAMs. The main difference between the 2T and 3T is that the latter includes an additional reading path and device (T3) that improves the reading access time. In the case of 2T1D and 3T1D, the cell includes a gated-diode (D) that it has an effect of storage device with amplified consequences. This gate-diode increases the retention time and read/write speed. We have simulated it by using the Predictive Technology Models for multi-gate devices High Performance (PTM-MG HP) [22].

### B. Retention time (RT)

Gain-cells are fundamentally dynamic memories. Consequently, the value stored in the cell degrades/leaks over time. Unless, the value is refreshed (i.e. rewritten), the value is lost. The time in between refreshes is defined as retention time.

**Table 1: SRAM and eDRAM characteristics and documented industrial products and tests**

Cell type	SRAM			eDRAM		
	6T	8T	10T	3T	2T	1T1C
Access time	Good	Not so good	Not so good	Good	Good	Bad
Energy						
Area	Not so good	Bad	Bad	Good	Good	Good
Reliability	Bad	Better	Better	Good	Good	Good
Industrial Test	Widely used	ST [3] IBM [4] TSMC/Video [5]	ST [3] IBM [4] Reneseas/Ko [9]	EPFL [10] UM/LDPC [11] Hitachi [12] STARC [13]	Intel/Memory [14] UM/Biomedical [15] EPFL/Biomedical [16]	Samsung/Camera [17]
Industrial Products		Intel Atom [6] Intel Nehalem [7] AMD Llano [8]				Intel Broadwell [18] IBM Power [19]




Fig. 1. Structure of gain-cells a) 2T, b) 2T1D, c) 3T, d) 3T1D [20].

Fig. 2 compares the retention time for 20/22 nm FinFET and planar bulk technology nodes for the four eDRAM cells and different implementation strategies (all transistors in cell are pMOS, nMOS or mixed [20]). A mixed cell is defined as a cell where T1 is pMOS and the rest are nMOS. The pMOS version shows the highest RT, followed closely by the mixed cell.




Fig. 2. Retention time at 22 nm using FinFET devices [20].

Fig. 3 shows results of the impact on RT (retention time, one of the key parameters in eDRAM) variability due to process fluctuations. Two levels of variability are considered at device level, Moderate (6% for bulk and 3% for FinFET) and High (15% bulk, 7% FinFET). FinFET technologies show a 50% reduction in parametric variability for the same technology node [21]. In conclusion, the best performing cells (pMOS) are the ones that have less variability; eDRAM cells can be implemented with a single transistor type.




Fig. 3. RT variability levels when an eDRAM under moderate and high device variability levels [20].

### A. Performance analysis

Being the 3T1D the cell with better performance, we will concentrate on this configuration in this section. In the circuit in Fig. 1, all the transistors use a configuration where gate and back gate are shorted, this configuration is called SG (Single Gate) configuration. Certain FinFET technologies allow also a complementary biasing of the back gate configured as an independent gate (IG).

Fig. 4 shows the Retention Time (RT) and Write/Read Access Time (WAT and RAT) for different IG device configurations (all transistors in 3T1D are IG, or only n-type devices are IG: IGn). Full IG and IGT1 –where only T1 is IG- stand out clearly as the best alternatives. A negative voltage in the back-gate biasing ( $V_{BG}$ ) improves RT while WAT is not affected.




Fig. 4. RT for several IG configurations under back-gate biasing.

### B. Variability impact analysis of IG eDRAMs

Comparing IG with SG-FinFET and bulk planar CMOS devices, the bulk CMOS-based has the highest RAT and WAT. On the other side, the SG is the fastest alternative but with the smallest RAT. Table 2 shows the effect of process variability for key metrics (WAT, RAT, Write Power –WP; and RT). Again, the IG alternative exhibits lower performance fluctuation against variability.

**Table 2: Process variability impact (in %) on 3T1D**

(%)	IGT1-FinFET		SG-FinFET		Bulk Planar	
	Mod	High	Mod	High	Mod	High
<b>WAT</b>	1.7	3.6	1.8	4.6	1.6	5.8
<b>RAT</b>	0.8	2.1	0.8	2.2	4.5	12.1
<b>WP</b>	0.2	0.4	0.4	0.5	0.8	2.6
<b>RT</b>	13.4	31.2	22.1	67.1	19.1	39.9

### C. Variability impact on Yield

Fig. 5 depicts yield simulations for (a) 3T1D single cell and (b) a 2 kB memory block, when 3T1D-DRAM cells are based on IGT1, SG or bulk planar devices, where all the cells are subject to a high variation scenario. Fig. 5a shows the manufacturing yield for a 2 kB cache memory block with a reconfigurable array of 32 cells per column, 512 columns and 24 redundant columns. To compute yield, any cell with a retention time lower than 714 ns is defective. Fig. 5a shows that, at cell level, more than a 90% of yield is achieved for all cell configurations, while in the case of the memory block (Fig. 5b) only the IG reaches the 90% yield.




Fig. 5. Yield versus RT for different IG and SG FinFETs and planar bulk technologies, a) single cell, b) 2kB memory block.

#### IV. DEGRADATION EFFECT ON GAIN-CELLS IN TECHNOLOGIES BELOW 10 NM

In this section, we will characterize the behavior of eDRAM cells on a 7 nm technology in front of degradation caused by aging. Together with variability (previous section), aging is one of the key reliability issues. Next, we evaluate the effect of NBTI on the p-type devices of the cell. We simulate it by shifting the  $V_T$  from 0 to 100 mV (Fig. 6). This stress level can be accomplished for large hold periods when data is retained in the D node. Fig. 6 shows the influence of aging on RT, RAT and WAT.




Fig. 6. Degradation of RT, WAT and RAT for different cells due to device aging, simulated by a  $V_T$ -shift.

The results show a larger variation for the two gated-diode cells (15%) and a smaller one for the other two (8%). Additionally, Fig. 6b shows that aging also increases the eDRAM cells' read access time, and, consequently, that it reduces eDRAM cells' corresponding working frequency.

#### V. GAIN CELLS AT SUB-THRESHOLD VOLTAGE DOMAIN

In this section, we evaluate the behavior of eDRAM cells in sub-threshold domain (sub- $V_T$ ), this means for  $V_{DD}$  from 0.16 to 0.3 V – a very interesting domain for IoT where 6T SRAM have no space.

##### A. Performance's impact of low $V_{DD}$ .

Fig. 7 shows the RT behavior for the specified margin of voltages. We compare 2T and 3T1D cells mixed and nMOS only. Although the mixed-based 3T1D and 2T have a similar evolution in terms of RT with  $V_{DD}$ , the gated-diode gain cell (3T1D) yields higher RT values (65% higher). When the nMOS-only 3T1D eDRAM cells are then compared to the mixed ones, the latter has significantly higher RT values (20x). Consequently, the mixed 3T1D cell is a very promising cell.




Fig. 7. RT for different gain-cells at low voltage levels.

We can evaluate the design space by resizing the cell devices in order to improve RT. We consider the following resizing strategies: 2W, 2L, 2WL, mWL. In particular, when only the W or L is increased, a different RT trend is observed in the analyzed  $V_{DD}$  range (0.16 – 0.3 V). While the 2L cell has a better RT (2x) at the ultra-low  $V_{DD}$  level (0.16 - 0.24 V), beyond that point, the RT values tend to be similar to those of the nominal cell. In contrast, the opposite behavior is observed for the 2W cell: although the RT is initially almost the same as the nominal proposal, it improves (2x) as the  $V_{DD}$  increases. It is worth noting that the RT cross-point is observed around 0.25 V, close to the threshold voltage of the 10 nm p-FinFET devices used in this study for the write access transistor (Fig. 4b). For the 2WL cell, the RT showed a uniform increase (2x) as compared to the nominal cell for the entire  $V_{DD}$  range. Finally, the largest increase in RT (3.5x) is obtained with the mWL proposal. This improved performance of the asymmetrically upsized (mWL) 3T1D-eDRAM cell can be explained by the larger sub-threshold slope values and lower  $I_{off}$  as L increases in the write access p-FinFET.

Fig. 8a shows the working frequency for different 3T1D-eDRAM cell proposals (nominal, 2W, and mWL). The largest values correspond to the 2W configuration, due to the larger drive current resulting from the cell devices' doubled W. In contrast, the mWL proposal has the lowest frequency value, although it is still within the usual operational range (> 100MHz) of sub- $V_T$  memory circuits. Note that these values are obtained by analyzing the performance of a single gain-cell memory. The memory block is considered in the next section.

##### B. RT and Yield for 3T1D at 0.2 V

Following the same yield evaluation criteria than in previous section, we evaluate the impact on the 714 ns rule and the 2kB reconfigurable memory block with a  $V_{DD}=0.2V$ . Fig. 9 shows the results for the yield of the memory block with the different resizing alternatives we mentioned above. At 25°C all the alternatives achieved a 99% of yield, at 75°C only the mWL arrive to this yield achievement while no one verifies it for 100°C, temperature affects significantly the retention time. Even at high temperature 3T1D (mWL) manifest a reasonable RT and good yield.




Fig. 8. Evolution of the working frequency and RT for different 3T1D-eDRAM configurations at low voltage levels.




Fig. 9. RT and yield for different 3T1Ds with  $V_{DD}$  at 0.2 V.

## VI. CONCLUSIONS

eDRAMs gain-cells manifest a tolerable impact on performance when affected by aging and process variability. This type of cells is not affected by the dramatic impact of aging and variability that affects static 6T cells dropping its SNM and causing faults. Several eDRAM gain-cells have been analyzed and compared under process variations and aging. To conclude, even with a negative effect on performance, they show a higher robustness when compared to SRAMs and they stand as a solid alternative to be considered in future advanced technologies.

## ACKNOWLEDGMENTS

This research work has been supported by the Spanish MINECO and ERDF (TEC2013-45638-C3-2-R and TEC2016-75151-C3-2-R); and the Generalitat de Catalunya (2017-SGR-307 and 2017-SGR-962).

## REFERENCES

- [1] S. K. Park, "Technology Scaling Challenge and Future Prospects of DRAM and NAND Flash Memory," 2015 *IEEE International Memory Workshop (IMW)*, Monterey, CA, 2015, pp. 1-4.
- [2] S. Khan and S. Hamdioui, "Trends and challenges of SRAM reliability in the nano-scale era," 5th *International Conference on Design & Technology of Integrated Systems in Nanoscale Era*, Hammamet, 2010, pp. 1-6.
- [3] V. Asthana, M. Kar, J. Jimenez, J. P. Noel, S. Haendler and P. Galy, "Circuit optimization of 4T, 6T, 8T, 10T SRAM bitcells in 28nm UTBB FD-SOI technology using back-gate bias control," 2013 *Proceedings of the ESSCIRC (ESSCIRC)*, Bucharest, 2013, pp. 415-418.
- [4] Jae-Joon Kim, Keunwoo Kim and Ching-Te Chuang, "Back-gate controlled READ SRAM with improved stability," 2005 *IEEE International SOI Conference Proceedings*, 2005, pp. 211-212.

- [5] T. J. Lin *et al.*, "A 0.48V 0.57nJ/pixel video-recording SoC in 65nm CMOS," 2013 *IEEE International Solid-State Circuits Conference Digest of Technical Papers*, San Francisco, CA, 2013, pp. 158-159.
- [6] G. Gerosa *et al.* A Sub-2W low power IA processor for mobile internet devices in 45nm high-k metal gate CMOS. *IEEE Journal of Solid-State Circuits (JSSC)*, 44(1):73–82, 2009
- [7] Intel Corporation. First the tick, now the tock: Next generation Intel(R) microarchitecture (Nehalem). White Paper, 2008. <http://www.intel.com/technology/architecture-silicon/next-gen/whitepaper.pdf>
- [8] D. Kanter. Amd Fusion Architecture and Llano. 2008. <https://www.realworldtech.com/fusion-llano/>
- [9] S. Okumura *et al.*, "A 0.56-V 128kb 10T SRAM using column line assist (CLA) scheme," 2009 *10th International Symposium on Quality Electronic Design*, San Jose, CA, 2009, pp. 659-663.
- [10] R. Giterman, A. Teman, P. Meinerzhagen, L. Atias, A. Burg and A. Fish, "Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 24, no. 1, pp. 358-362, Jan. 2016.
- [11] Y. S. Park, D. Blaauw, D. Sylvester and Z. Zhang, "A 1.6-mm<sup>2</sup> 38-mW 1.5-Gb/s LDPC decoder enabled by refresh-free embedded DRAM," 2012 *Symposium on VLSI Circuits (VLSIC)*, Honolulu, HI, 2012, pp. 114-115.
- [12] B. Atwood *et al.*, "A cavity channel SESO embedded memory with low standby-power techniques," *Proceedings of the 30th European Solid-State Circuits Conference*, 2004, pp. 351-354.
- [13] M. Ichihashi, H. Toda, Y. Itoh and K. Ishibashi, "0.5 V asymmetric three-Tr. cell (ATC) DRAM using 90nm generic CMOS logic process," *Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005.*, 2005, pp. 366-369.
- [14] D. Somasekhar *et al.*, "2 GHz 2 Mb 2T Gain Cell Memory Macro With 128 GBytes/sec Bandwidth in a 65 nm Logic Process Technology," in *IEEE Journal of Solid-State Circuits*, vol. 44, no. 1, pp. 174-185, Jan. 2009.
- [15] Y. Lee, M. T. Chen, J. Park, D. Sylvester and D. Blaauw, "A 5.42nW/kB retention power logic-compatible embedded DRAM with 2T dual-Vt gain cell for low power sensing applications," 2010 *IEEE Asian Solid-State Circuits Conference*, Beijing, 2010, pp. 1-4.
- [16] R. Iqbal, P. Meinerzhagen and A. Burg, "Two-port low-power gain-cell storage array: Voltage scaling and retention time," 2012 *IEEE International Symposium on Circuits and Systems*, Seoul, 2012, pp. 2469-2472.
- [17] K. Cho, Y. Lee, Y. H. Oh, G. c. Hwang and J. W. Lee, "eDRAM-based Tiered-Reliability Memory with applications to low-power frame buffers," 2014 *IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)*, La Jolla, CA, 2014, pp. 333-338.
- [18] A. Li *et al.*, "Exploring and analyzing the real impact of modern on-package memory on HPC scientific kernels". In *Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC'17)*. 2017.
- [19] B. Sinharoy *et al.*, "IBM POWER7 multicore server processor," in *IBM Journal of Research and Development*, vol. 55, no. 3, pp. 1:1-1:29, May-June 2011.
- [20] E. Amat, A. Calomarde, F. Moll, R. Canal, A. Rubio, "Feasibility of Embedded DRAM Cells on FinFET Technology", *IEEE Tr. On Computers*, vol. 65, no. 4, April 2016, pp. 1068- 1074.
- [21] A. Asenov *et al.*, "Predictive simulation of future CMOS technologies and their impact on circuits", 2014 *12th IEEE Int. Conf. on Solid-State and Integrated Circuits (ICSICT)*, 2014.
- [22] S. Sinha, G. Yeric, V. Chandra, C. B, and Y. Cao, "Exploring sub-20nm FinFET designs with Predictive Technology Models," *DAC Design Automation Conference Proceedings 2012*, San Francisco, CA, pp. 283–288.