



UNIVERSITAT POLITÈCNICA DE CATALUNYA
BARCELONATECH

Departament d'Enginyeria Electrònica

Control and Modulation of Modular Multilevel Converters

Thesis submitted in partial fulfilment of the requirement for the PhD Degree issued by the Universitat Politècnica de Catalunya, in its Electronic Engineering Program.

Ricard Picas Prat

Director: Josep Pou i Fèlix

Co-director: Jordi Zaragoza Bertomeu

October 2016

Originality Statement

'I hereby declare that this submission is my own work and to the best of my knowledge it contains no materials previously published or written by another person, or substantial proportions of material which have been accepted for the award of any other degree or diploma at the Universitat Politècnica de Catalunya (UPC) or any other educational institution, except where due acknowledgement is made in the thesis. Any contribution made to the research by others, with whom I have worked at UPC or elsewhere, is explicitly acknowledged in the thesis. I also declare that the intellectual content of this thesis is the product of my own work, except to the extent that assistance from others in the project's design and conception or in style, presentation and linguistic expression is acknowledged.'

Signed:

Date: 17th October 2016

Dedicated to Antònia, Josep and Oriol.

Acknowledgements

First of all, I would like to express my appreciation to my supervisors, Dr. Josep Pou and Dr. Jordi Zaragoza, for their guidance and support in the development of this PhD thesis. Dr. Pou convinced me to pursue this PhD and, despite the distance, he has continued to motivate me and suggest solutions for every challenge. Dr. Zaragoza has stood by my side every day, doing the hard work of supporting me and giving advice in the easy and difficult moments. I have great admiration for both of them, and I thank them for having believed in me from the start.

I would like to thank Dr. Salvador Ceballos, who has inspired some of the ideas developed in this thesis and who has always shared his knowledge with me.

I would like to thank all my colleagues from the Universitat Politècnica de Catalunya in the Electronic Engineering Department in Terrassa, for their advice and encouraging words when things became difficult. Particularly, I would like to thank Biel for his help and advice, not only in electronics but also in LaTeX, English language and technical writing. I also want to thank Josep, Juan and Manel for our interesting and useful talks. And a very special thanks to my friend Néstor, who is always motivating me with new ideas and has given me good advice for work and for life.

I would like to thank Dr. Alan Watson for giving me the opportunity to stay at the Power Electronics, Machines and Control group at the University of Nottingham. My stay in Nottingham was a very pleasant experience, where I made very good friends and learnt a lot. I would especially like to thank Jordi, who helped me before and after arriving there, and who also became a good friend. I also want to thank Marco, Jonathan and Miquel for giving me the opportunity to participate in the Moto-E experience; and Ewan, Marija and Sharmila for their help in the PEMC.

Finally, I would like to thank all my friends and family who always listen patiently to my long stories. And very specially, I would like to thank my parents Josep and Antònia and my brother Oriol, to whom I dedicate this thesis, because they have always helped and supported me, during both the good and the bad moments.

This work has been supported by the Ministerio de Economía y Competitividad of Spain under the scholarship *Ayudas para contratos predoctorales para la formación de doctores 2013* (BES-2013-063590).

Abstract

The integration of renewable energy sources in the electrical grid is reducing our dependence on fossil fuels. However, to ensure feasibility and reliability of distributed energy generation, more efficient and higher power converters are required. The modular multilevel converter (MMC) is a modern topology of multilevel converter that is very attractive for medium- and high-voltage/power applications, including high-voltage direct current transmission systems and high-power motor drives.

The main features of the MMC are modularity, scalability to different power and voltage levels, redundancy and high quality output voltages and currents. However, the operation of the MMC is complex, and there are some issues that still have to be further investigated. One of these issues is the voltage ripples of the submodule (SM) capacitors. The voltage ripples define the minimum value of the capacitances needed for the converter, and therefore its overall size and cost. The use of a proper circulating current controller can reduce the voltage ripples. In this thesis, three techniques for calculating the circulating current reference are presented: two techniques based on optimization functions for minimizing the capacitor voltage ripples; and a fast-processing technique that provides results close to optimal.

The capacitor voltage ripples can also be reduced by adding a zero-sequence signal to the modulation signals. In this thesis, the application of discontinuous modulation to the MMC is proposed for the first time. This technique is based on the injection of a discontinuous zero-sequence signal and highly reduces the switching power losses and capacitor voltage ripples.

Real applications of the MMC are composed of a high number of SMs. This implies a challenge in the control system, including the data acquisition system. A new technique for measuring the capacitor voltages with only a few sensors has been presented in this thesis. From the output voltage provided by a group of SMs, the individual voltage of each one of them can be acquired. Since acquisition cannot be performed at each sampling time, the capacitor voltages are calculated between samples using an estimation algorithm.

Reliability is a feature required in industrial applications. The structure of the MMC facilitates the existence of redundant SMs, but faults need to be detected and localized

for deactivating the faulty component. This thesis presents a robust and fast strategy for detecting, localizing and correcting faults in SMs and voltage sensors. The technique is based on three additional sensors per arm, which measure the output voltage of a group of SMs and compare it with the expected voltage.

Capacitance differences between the SMs can appear due to component tolerance or ageing of the capacitors. Capacitance mismatches cause uneven distribution of the power losses, thus increasing the thermal stress of some semiconductors, and therefore, their probability of failure. A power loss balancing technique has been proposed, equalising the losses in all the SMs and therefore avoiding the concentration of power losses in some SMs. Application of the MMC to motor drive applications has also been studied in this thesis. The operation of the MMC at low motor speeds/frequencies is still a challenge, since the capacitor voltage ripples are inversely proportional to the current frequency. In this thesis, it has been demonstrated that discontinuous modulation can help to reduce capacitor voltage ripples in motor drive applications, achieving very low speed operation. The technique is compared with other state-of-the-art methods, and it achieves similar capacitor voltage ripples and a significant reduction in power losses.

All the control and modulation techniques proposed in this thesis have been studied by simulation in the MATLAB/Simulink environment and corroborated experimentally on low-power laboratory prototypes.

Resum

La integració de fonts d'energia renovables a la xarxa elèctrica està reduint la nostra dependència dels recursos fòssils. Però per tal d'assegurar la viabilitat i fiabilitat de la generació d'energia distribuïda, fan falta convertidors estàtics més eficients i de més potència. El convertidor multinivell modular (MMC) és una topologia de convertidor multinivell recent, molt prometedora per aplicacions de mitja i alta potència, com són els sistemes de transmissió d'energia en corrent continua o els accionaments de motors d'alta potència.

Els principals avantatges del MMC són modularitat, escalabilitat en tensió i potència, redundància i gran qualitat de la tensió i corrent de sortida. El funcionament del MMC, però, és complex i encara hi ha alguns problemes que s'han d'investigar amb més profunditat. Un dels problemes és l'arriestat de tensió del condensador de sub-mòdul (SM). L'arriestat de tensió defineix el valor mínim d'aquests condensadors i per tant, el seu cost. L'ús d'un corrent circulant adequat pot reduir l'arriestat de tensió. En aquesta tesi es presenten tres tècniques per calcular la consigna del corrent circulant: dues tècniques basades en funcions d'optimització que minimitzen l'arriestat de tensió i una tècnica d'aplicació més simple, la qual proporciona resultats pròxims als òptims però que es pot calcular més ràpidament.

L'arriestat de tensió també es pot reduir afegint un component homopolar en els senyals de modulació. En aquesta tesi es proposa per primera vegada l'ús de la modulació discontinua per al MMC. Aquesta tècnica, basada en la injecció d'un component homopolar, permet una gran reducció de l'arriestat de tensió i de les pèrdues de commutació.

Les aplicacions reals del convertidor MMC es componen per un gran nombre de SMs. Això implica un repte en el disseny del sistema de control, particularment en l'etapa d'adquisició de dades. Aquesta tesi presenta un nou sistema de mesura per a les tensions dels condensadors de SM, en el qual es necessiten pocs sensors. A partir de la tensió de sortida d'un grup de SMs, el sistema pot adquirir la tensió de cada un d'ells. Com que l'adquisició no es pot fer a cada període de mostreig, entre adquisicions la tensió es calcula mitjançant un algorisme d'estimació.

Un dels requisits de les aplicacions industrials és la fiabilitat. L'estructura del MMC permet l'ús de SMs redundants, però les fallades s'han de detectar i localitzar per tal de desactivar el component erroni. En aquesta tesi es presenta un sistema ràpid i robust de detecció, localització i correcció de fallades en SMs i sensors de tensió. El sistema es basa en l'ús de tres sensors addicionals per semi-branca, els quals mesuren la tensió de sortida d'un grup de SMs i la comparen amb la tensió esperada.

A causa de la tolerància o l'envelliment dels condensadors, poden aparèixer diferències en la capacitat dels SMs. Aquestes diferències causen una mala distribució de les pèrdues dels semiconductors, incrementant l'estrès tèrmic d'alguns dels components i la probabilitat de fallada. Per això, es proposa un algoritme d'equilibrat de pèrdues, el qual iguala les pèrdues dels SMs i n'evita la concentració en algun SM.

En aquesta tesi també s'ha estudiat l'aplicació del MMC en accionaments de motors. El funcionament del MMC a baixa velocitat/freqüència del motor és un repte encara no resolt, ja que l'arissat de tensió dels condensadors és inversament proporcional a la freqüència del corrent. Aquesta tesi demostra que la modulació discontinua es pot utilitzar per reduir l'arissat de tensió en aquesta situació, aconseguint un bon funcionament a molt baixa velocitat. En comparació amb altres tècniques actuals de baixa velocitat, la modulació discontinua aconsegueix un arissat de tensió similar i una reducció de les pèrdues.

Totes les tècniques proposades en aquesta tesi s'han estudiat mitjançant simulació en l'entorn MATLAB/Simulink i s'han corroborat experimentalment en prototips de laboratori.

Contents

Originality Statement	iii
Acknowledgements	vii
Abstract	ix
Resum	xi
List of Figures	xvii
List of Tables	xxiii
List of Acronyms	xxv
List of Symbols	xxvii
1 Introduction	1
1.1 Research Environment	1
1.2 Research Motivation	3
1.3 Review of Previous Research	4
1.4 Thesis Objectives	7
1.5 List of Publications	8
1.5.1 Journal Papers	8
1.5.2 Conference Papers	9
1.5.3 Patents	9
1.5.4 Papers under Revision	10
1.6 Thesis Outline and Main Contributions	10
2 The Modular Multilevel Converter	13
2.1 Introduction	13
2.1.1 MMC Topology and Principles of Operation	14
2.1.2 Control Strategy of the MMC	17
2.2 Mathematical Models of the MMC	18
2.2.1 Simplified Model with Equivalent Capacitors	21

2.2.2	Averaged model of the converter	23
2.3	Modulation Strategies	23
2.3.1	Level-Shifted PWM	24
2.3.2	Phase-Shifted PWM	27
2.3.3	Arms Interleaving	27
2.3.4	Space Vector Modulation	28
2.3.5	Nearest Level Modulation	29
2.3.6	Selective Harmonic Elimination	29
2.4	Voltage Balancing Algorithm	30
2.4.1	Voltage Balancing Algorithms with Reduced Switching Frequency	32
2.5	Circulating Current	34
2.5.1	Control of the Circulating Current	36
2.5.2	Reference of the Circulating Current	39
2.6	Voltage Control or Feed-forward Compensation	40
2.7	Output Current Control	41
2.8	Zero-sequence Component	42
2.9	Applications of the MMC	43
2.10	MMC Prototypes	44
2.10.1	TIEG-P prototype	45
2.10.2	UNSW Prototype	47
2.10.3	University of Nottingham AAC Prototype	48
3	Circulating Current References for Capacitor Voltage Ripple Reduc-	
	tion	51
3.1	Introduction	51
3.2	Quadratic Function Optimization Technique	52
3.2.1	Simulation Results	53
3.3	Iterative Optimization Technique	56
3.3.1	Simulation Results	57
3.3.2	Experimental Results	62
3.4	Instantaneous Reference Calculation Method	63
3.4.1	DC Circulating Current	66
3.4.2	Determination of the Circulating Current from the Equivalent Ca-	
	pacitors Model	66
3.4.3	Determination of the Circulating Current from the Equivalent En-	
	ergy Model	67
3.4.4	Simulation Results	70
3.4.5	Experimental Results	72
3.5	Conclusion	74
4	Discontinuous Modulation	79
4.1	Introduction	79
4.2	Discontinuous Modulation for the MMC	81
4.3	Open-loop Discontinuous Modulation	83
4.3.1	Asymmetrical Circulating Current Control	84
4.3.2	Additional SMs per Arm	85
4.3.3	Simulation Results	86

4.4	Closed-loop Discontinuous Modulation	88
4.4.1	Control Structure	91
4.4.2	Limits of the Differential Control Signal	92
4.4.3	Simulation Results	94
4.4.4	Experimental Results	98
4.5	Medium-Voltage Application of Discontinuous Modulation	101
4.5.1	Virtual Clamping Concept	102
4.5.2	Simulation Results	106
4.5.3	Experimental Results	108
4.6	Conclusion	110
5	Voltage Measurement System	113
5.1	Introduction	113
5.2	Topology and Principles of Operation	114
5.2.1	Voltage Estimation	115
5.2.2	Minimum Number of Sensors	118
5.2.3	Implementation Considerations	119
5.3	Enforced Measuring Algorithm	121
5.4	Simulation Results	123
5.5	Experimental Results	127
5.6	Conclusion	132
6	Fault Tolerant Topology	135
6.1	Introduction	135
6.2	Redundant Sensors and Additional SMs Topology	137
6.3	Fault Detection Method	139
6.3.1	Supervisory Sensor Fault Detection	140
6.3.2	Voltage Sensor Fault Detection	141
6.3.3	SM Fault Detection	141
6.3.4	Alarm Indicator and Enforced Activation Method	143
6.4	Fault Localization Method	144
6.4.1	Supervisory Sensor Fault Localization	146
6.4.2	Sensor and SM Fault Localization	146
6.4.3	OC Fault Dynamics	148
6.5	Reliability Analysis	149
6.6	Experimental Results	151
6.6.1	Supervisory Set Sensor Fault	152
6.6.2	Individual Sensor Fault	152
6.6.3	Open-Circuit Fault	153
6.6.4	Short-Circuit Fault	154
6.7	Conclusion	157
7	Balancing Algorithms for Submodule Power Losses	161
7.1	Introduction	161
7.2	Power Loss Distribution with Unbalanced SM Capacitances	162
7.2.1	Performance with Unbalanced Capacitances	164
7.3	Balancing Algorithms for Power Losses	165

7.3.1	Switching Transition Balancing Algorithm	166
7.3.2	Total Loss Balancing Algorithm	168
7.4	Simulation Results	169
7.5	Low-Power Experimental Results	171
7.6	Conclusion	174
8	Application of the MMC in Low-Speed Motor Drives with Discontinuous Modulation	177
8.1	Introduction	177
8.2	Mathematical Development of Discontinuous Modulation	179
8.3	Control System	182
8.3.1	Feed-Forward Voltage Compensation	183
8.4	Modulated Energy Controller	184
8.5	Benchmarking Techniques	186
8.6	Experimental Results	188
8.6.1	Minimum Speed with CB-SVPWM	188
8.6.2	Feed-forward Compensation	189
8.6.3	Very Low-Speed Operation	191
8.6.4	Speed Range and Dynamic Performance	195
8.7	Conclusion	196
9	Conclusions and Future Research	197
9.1	Conclusion	197
9.2	Future Research	200
	Bibliography	203

List of Figures

2.1	Circuit diagram of a three-phase MMC.	15
2.2	Circuit diagram of a half-bridge SM.	15
2.3	Synthesis of a multilevel waveform in an MMC with two SMs per arm ($N=2$). Activated and deactivated SMs are highlighted in green and red colour, respectively.	16
2.4	Block diagram of multiple control loops implemented in an MMC.	17
2.5	Equivalent circuit of an MMC phase-leg considering the arms as voltage sources.	19
2.6	Equivalent circuit of an MMC phase-leg : (a) common and (b) differential circuits.	20
2.7	Equivalent model of an MMC phase-leg.	22
2.8	Modulation techniques for multilevel converters.	24
2.9	Representation of carrier dispositions of LS-PWM for a five-level converter: (a) PD-PWM, (b) APOD-PWM and (c) POD-PWM.	25
2.10	Block diagram of the scalable PD-PWM algorithm.	26
2.11	Block diagram of the scalable PD-PWM algorithm.	27
2.12	Space vector diagram of a three-level converter.	28
2.13	Example of the waveform provided by the NLM technique.	29
2.14	Example of the output voltage provided by a five-level converter controlled with SHE.	30
2.15	Example of voltage balancing in an MMC with five SMs per arm ($N = 5$).	31
2.16	Block diagram of the voltage balancing algorithm without sorting.	31
2.17	Block diagram of the voltage balancing algorithm based on two cascaded sorting structures.	32
2.18	Example of the voltage balancing algorithm based on two cascaded sorting structures.	33
2.19	Block diagram of the reduced frequency voltage balancing algorithm.	33
2.20	Example of the reduced switching frequency algorithm when two SMs per arm are activated for a positive arm current (a) and negative arm current (b).	34
2.21	Representation of the differential voltage and current.	36
2.22	Block diagram of the circulating current control.	37
2.23	Transitions between adjacent levels and number of activated SMs in $2N+1$ modulation.	38
2.24	Block diagram of the circulating current control based on level redundancies.	38
2.25	Block diagram of a circulating current controller.	39
2.26	Block diagram of a voltage control based on feed-forward compensation.	41
2.27	Block diagram of a grid-connected current control loop.	42

2.28	Block diagram of the zero-sequence injection.	42
2.29	Example of CB-SVPWM, showing the zero-sequence and the resulting modulation signal.	43
2.30	Block diagram of control and measure boards for one phase-leg of the TIEG-P prototype.	45
2.31	Simplified circuit diagram of the TIEG-P SM prototype.	46
2.32	TIEG-P experimental prototype configured as a single-phase MMC.	47
2.33	TIEG-P Experimental prototype configured as a three-phase MMC.	47
2.34	Experimental prototype from the UNSW.	48
2.35	Experimental AAC prototype from The University of Nottingham.	49
3.1	Capacitor voltage ripples when using the optimal second harmonic component obtained with the quadratic function as a reference, when using only a dc component as a reference and when the circulating current is not controlled.	54
3.2	Normalized amplitude of the capacitor voltage ripples: (a) with no circulating current control, (b) with a circulating current control using only a dc component as a reference, and (c) with a circulating current control using a dc component plus the optimal second harmonic component obtained with the quadratic function optimization technique.	55
3.3	Ratio between the capacitor voltage ripples obtained with the optimal second harmonic and the capacitor voltage ripples obtained with a dc component.	56
3.4	Block diagram of the iterative optimization algorithm for the set of second and fourth harmonic components.	58
3.5	Normalized capacitor voltage ripple amplitudes when using the set of optimal 2nd and 4th harmonics obtained by iterative optimization.	59
3.6	Capacitor voltage ripples ratio between the optimal set of second and fourth harmonics and the optimal second harmonic obtained by iterative optimization.	59
3.7	Normalized rms arm current when using the set of optimal 2nd and 4th harmonics obtained by iterative optimization.	60
3.8	Ratio between the rms arm current when using the set of optimal 2nd and 4th harmonics and the rms arm current when using the optimal 2nd harmonic obtained by iterative optimization.	60
3.9	Simulation results. Upper arm capacitor voltages with only a dc component in the circulating current, an optimal second harmonic and a set of second and fourth harmonics with an output current phase angle of -2.6°	61
3.10	Simulation results. Upper arm capacitor voltages with only a dc component in the circulating current, an optimal second harmonic and a set of second and fourth harmonics with an output current phase angle of -45°	62
3.11	Simulation results. Upper arm capacitor voltages with only a dc component in the circulating current, an optimal second harmonic and a set of second and fourth harmonics with an output current phase angle of -90°	62
3.12	Experimental results. Circulating and ac-side currents when changing the circulating current reference from a dc component, to a dc plus an optimal 2nd harmonic component and to a dc plus a set of optimal 2nd and 4th harmonics.	63

3.13	Experimental results. Arm currents when changing the circulating current reference from a dc component, to a dc plus an optimal 2nd harmonic component and to a dc plus a set of optimal 2nd and 4th harmonics. . . .	63
3.14	Experimental results. SM capacitor voltages when the circulating current reference is a dc component (a), when it is a dc component plus an optimal 2nd harmonic (b) and when it is a dc component plus a set of optimal 2nd and 4th harmonics.	64
3.15	Circuit diagram of an MMC phase-leg with equivalent voltages.	65
3.16	Equivalent model of an MMC phase-leg based on the equivalent energy model.	68
3.17	Normalized capacitor voltage ripples obtained with Method 1 (a) and Method 2(b).	71
3.18	Normalized rms arm current obtained with Method 1 (a) and Method 2(b).	72
3.19	Ratio of the capacitor voltage ripples when benchmarked against the iterative optimization method: Method 1 (a) and Method 2 (b).	73
3.20	Ratio of the rms arm current when benchmarked against the iterative optimization method: Method 1 (a) and Method 2 (b).	74
3.21	Experimental results: Output and circulating current when applying Method 1 (a) and Method 2 (b).	75
3.22	Experimental results: Upper and lower arm capacitor voltages when using a dc component in the circulating current (a), when using the references provided by Method 1(b) and Method 2 (c).	76
4.1	Example of discontinuous modulation, sinusoidal reference and zero-sequence signals.	82
4.2	Circuit diagram of an MMC phase-leg when clamping to the (a) upper and (b) lower dc-bus terminals.	83
4.3	Example of the pre-defined discontinuous modulation, showing the zero-sequence and the resulting modulation signal.	84
4.4	Arms and differential voltages during a clamping with asymmetric control.	86
4.5	Ratio of the capacitor voltage ripple amplitudes (OL-DPWM over CB-SVPWM).	87
4.6	Switching power losses: ratio between OL-DPWM and CB-SVPWM.	88
4.7	Conduction power losses: ratio between OL-DPWM and CB-SVPWM.	89
4.8	Total power losses: ratio between OL-DPWM and CB-SVPWM.	89
4.9	Example of CL-DPWM where the clamping intervals are defined by the maximum value of the output current.	90
4.10	Block diagram of the discontinuous zero-sequence algorithm.	90
4.11	Block diagram of the control system: circulating current reference calculation, circulating current controller and clamping controller.	91
4.12	Example of the limits of the differential control signal.	92
4.13	Ratio of the capacitor voltage ripple amplitudes (CL-DPWM over CB-SVPWM).	95
4.14	Switching power losses: ratio between CL-DPWM and CB-SVPWM.	96
4.15	Conduction power losses: ratio between CL-DPWM and CB-SVPWM.	97
4.16	Total power losses: ratio between CL-DPWM and CB-SVPWM.	97
4.17	Block diagram of the laboratory setup.	99

4.18	Experimental results of CB-SVPWM operating with a resistive-inductive load (Load 1) and $m = 0.95$: (a) arm currents, (b) output current and differential current, and (c) capacitor voltages.	100
4.19	Experimental results of CL-DPWM operating with a resistive-inductive load (Load 1) and $m = 0.95$: (a) reference signal, (b) arm currents, (c) output and circulating currents, and (d) capacitor voltages.	101
4.20	Experimental results of CB-SVPWM operating with a resistive-inductive load (Load 1) and $m = 0.45$: (a) arm currents, (b) output current and differential current, and (c) capacitor voltages.	102
4.21	Experimental results of CL-DPWM operating with a resistive-inductive load (Load 1) and $m = 0.45$: (a) reference signal, (b) arm currents, (c) output and circulating currents, and (d) capacitor voltages.	103
4.22	Experimental results using CL-DPWM with a purely inductive load (Load 2) and $m = 0.95$: (a) modulation and zero-sequence signals, (b) arm currents, (c) output current and circulating current, and (d) capacitor voltages.	104
4.23	Circuit diagram of an MMC phase-leg when performing (a) actual clamping with CL-DPWM and (b) virtual clamping with VDPWM.	105
4.24	Simulation results: total power losses ratio between VDPWM and CL-DPWM.	107
4.25	Simulation results: total power losses ratio between VDPWM and CB-SVPWM.	107
4.26	Simulation results: Capacitor voltage ripple ratio between VDPWM and CL-DPWM.	108
4.27	Simulation results: Capacitor voltage ripple ratio between VDPWM over CB-SVPWM.	108
4.28	Experimental results. Total power losses ratio between the VDPWM and CL-DPWM and between VDPWM and CB-SVPWM.	109
4.29	Experimental results. Capacitor voltage ripples ratio between the VDPWM and CL-DPWM and between VDPWM and CB-SVPWM.	110
4.30	Experimental results of the capacitor voltages with $m = 0.8$ when using different modulation techniques: (a) CL-DPWM, (b) VDPWM and (c) CB-SVPWM.	111
5.1	Distribution example of measuring sensors on a phase-leg. Each arm is divided into two sets of SMs.	116
5.2	Measurement example in an arm with six SMs ($N=6$).	117
5.3	Block diagram of the measuring technique.	118
5.4	Measuring range example for the upper arm with $N=8$ when using: (a) one and (b) two measuring sets per arm.	120
5.5	Circuit diagram of the voltage sensor conditioning stage.	121
5.6	Block diagram of the enforced measuring algorithm.	122
5.7	Simulation results with $N=20$ and $m=0.7$. Upper arm capacitor voltages (a) and arm currents (b) with individual measuring technique and upper arm capacitor voltages (c) and arm currents (d) with the new measuring technique.	125

5.8	Simulation results with the new measuring technique when considering different capacitances: (a) Upper arm capacitor voltages and (b) errors of the estimated capacitor voltages $v_{Cau(11)}$, $v_{Cau(14)}$, and $v_{Cau(15)}$, which capacitances are $1745 \mu\text{F}$, $1500 \mu\text{F}$, and $1227 \mu\text{F}$, respectively.	126
5.9	Simulation results using the proposed measuring technique with a single line-to-ground fault: (a) Upper arm capacitor voltages and (b) output currents.	128
5.10	Experimental results. Upper arm capacitor voltages with individual measuring technique (a) and with the new measuring technique (b).	129
5.11	Experimental results. Output voltage with individual measuring technique (a) and with the new measuring technique (b).	130
5.12	Experimental results. Output current with individual measuring technique (a) and with the new measuring technique (b).	131
5.13	Averaged standard deviation of the upper arm capacitor voltages obtained from experimental results.	131
5.14	Experimental results using the new measuring technique with load changes: (a) Upper arm capacitor voltages, (b) upper and lower arm currents, and (c) output current.	132
6.1	Distribution of the supervisory sensors and the redundant SMs.	138
6.2	Circuit diagram and current path for each kind of SM fault: (a) upper switch OC, (b) lower switch OC, (c) upper switch SC and (d) lower switch SC.	142
6.3	Block diagram of the enforced activation method.	144
6.4	Diagram of the state machine.	145
6.5	Flowchart of the localization method.	147
6.6	Experimental results when a fault appears in the upper arm supervisory set sensor $v_{Su(1)}$: voltage of the first supervisory set sensor $v_{Su(1)}$, substituted voltage of the first supervisory set sensor and voltage of the second supervisory set sensor $v_{Su(2)}$	152
6.7	Experimental results of a fault in the upper arm supervisory set sensor $v_{Su(1)}$, in detail: (a) fault detection method and (b) state of the system.	153
6.8	Experimental results of a fault in the individual sensor $v_{Cu(2)}$: (a) measured upper arm capacitor voltages and (b) comparison of the faulty sensor voltage $v_{Cu(2)}$, estimated voltage, and $v_{Cu(3)}$	154
6.9	Experimental results of a fault in an individual sensor in detail: (a) expected and theoretical errors, and (b) state of the system.	155
6.10	Experimental results of an upper switch OC fault at $SM_{u(1)}$: (a) upper arm capacitor voltages, (b) output voltage, and (c) upper arm current, lower arm current and output current.	156
6.11	Detail of the circulating current modification during an upper switch OC fault: upper arm current, upper arm normal current reference, and upper arm modified current reference.	157
6.12	Experimental results of an upper switch OC fault in detail: (a) expected and theoretical errors, and (b) state of the system.	157
6.13	Experimental results of an SC fault in the upper switch: (a) SM capacitor voltages and (b) arm and output currents.	158
6.14	Experimental results of an SC fault in the upper switch in detail: (a) expected and theoretical errors, and (b) state of the system.	159

6.15	Experimental results of an SC fault in the lower switch: SM capacitor voltages.	159
7.1	Upper arm capacitor voltages when using mismatched capacitances in the SMs.	165
7.2	Power losses of the upper arm SMs when using mismatched capacitances in the SMs: (a) total power losses, (b) conduction power losses and (c) switching power losses.	166
7.3	Block diagram of the loss balancing strategy.	167
7.4	Block diagram of the Switching Transition Balancing Algorithm.	167
7.5	Block diagram of the STB algorithm.	169
7.6	Power losses of the upper arm SMs when using the balancing strategy: (a) STB algorithm and (b) TLB algorithm.	170
7.7	Upper arm capacitor voltages: (a) STB algorithm and (b) TLB algorithm.	171
7.8	Experimental results. Power losses of the upper arm SMs with no loss balancing algorithm.	173
7.9	Experimental results. Power losses of the upper arm SMs with the loss balancing algorithms: (a) STB and (b) TLB.	174
7.10	Experimental results. Capacitor voltages of the upper arm SMs with different control techniques: (a) no loss balancing algorithm, (b) STB algorithm, and (c) TLB algorithm.	175
8.1	Block diagram of the control system.	182
8.2	PMSM FOC diagram.	183
8.3	Block diagram of the proposed MEC.	185
8.4	Simulation results. Upper arm capacitor voltage when a voltage imbalance is applied. Comparison of the MEC with the traditional sinusoidal energy balancing technique and also without any energy controller.	186
8.5	Experimental results at the minimum speed achieved by CB-SVPWM (120 r/min). Upper arm capacitor voltages with: (a) CB-SVPWM, (b) CMsin, (c) CMsqr and (d) CL-DPWM.	190
8.6	Experimental results obtained with and without the feed-forward compensation at 90 r/min. Stator currents obtained with different control techniques: (a) CMsin, (b) CMsqr and (c) CL-DPWM.	191
8.7	Experimental results obtained with and without the feed-forward compensation at 90 r/min. Upper arm capacitor voltages obtained with different control techniques: (a) CMsin, (b) CMsqr and (c) CL-DPWM.	192
8.8	Experimental results obtained at the speed of 30 r/min. Capacitor voltage with: (a) CMsin, (b) CMsqr and (c) CL-DPWM.	193
8.9	Experimental results obtained at very low speed (30 r/min). Reference and measured circulating current in phase-leg <i>a</i> obtained with: (a) CMsin, (b) CMsqr and (c) CL-DPWM.	194
8.10	Efficiency of the converter in the speed range of 30 r/min to 150 r/min.	194
8.11	Experimental results when applying a step change in the speed reference from 30 r/min to 1500 r/min (1% to 50% of the nominal speed) at $t=0.5$ s: output currents (a) and capacitor voltages (b), obtained with CL-DPWM.	195

List of Tables

1.1	Relationship between chapters and publications.	10
2.1	Specifications of the TIEG-P prototype	45
2.2	Specifications of the UNSW prototype	48
2.3	Specifications of the University of Nottingham prototype	49
3.1	Specifications of the Simulation Test Converter Used for the Quadratic Function Optimization Technique	54
3.2	Specifications of the Simulation Test Converter Used for the Iterative Optimization Technique	61
3.3	Specifications of the Simulation Test Converter used for the Instantaneous Reference Techniques	75
3.4	Capacitor Voltage Ripple Amplitudes with the Instantaneous Reference Techniques	75
4.1	Specifications of the Simulation Test Converter Used for OL-DPWM . . .	87
4.2	Specifications of the Laboratory Prototype for CL-DPWM	98
4.3	Output Current THD (%) with CL-DPWM and CB-SVPWM	100
4.4	Specifications of the Simulation Test Converter Used for VDPWM	106
4.5	Additional Specifications of the Laboratory Prototype for the VDPWM .	109
5.1	Specifications of the Simulation Test Converter for the Measuring Technique	124
5.2	Specifications of the Prototype Converter used for the Measuring Technique	128
6.1	Summary of the Fault Detection Method	143
6.2	Reliability Comparison of Different Fault-Tolerant MMC Configurations. Converter Failures per Year and 100,000 Units	151
6.3	Specifications of the Laboratory Prototype for the Fault-tolerant System .	151
7.1	Specifications of the Grid-Connected Simulation Model for the Power Loss Balance	163
7.2	Linearised Static and Dynamic Semiconductor Specifications at 125°C . .	163
7.3	Power Loss Imbalances with Different Strategies	170
7.4	Specifications of the Laboratory Prototype for Power Balancing Algorithms	172
7.5	Linearised Static and Dynamic Semiconductor Specifications of the Ex- perimental Test	173
7.6	Experimental Power Loss Imbalances with Different Strategies	174
8.1	Specifications of the Benchmarking Techniques	187
8.2	Specifications of the Laboratory Prototype Used for the Motor Drive . . .	188

8.3 Specifications of the PMSM 188

List of Acronyms

<i>Acronym</i>	<i>Definition</i>
AAC	Alternative arm converter
ac	Alternating current
AERI	Australian Energy Research Institute
APOD-PWM	Alternative phase-opposition disposition pulse-width modulation
CB-SVPWM	Carrier-based space-vector pulse-width modulation
CL-DPWM	Closed-loop discontinuous pulse-width modulation
CMsin	Low-speed technique based on a sinusoidal zero-sequence
CMsqr	Low-speed technique based on a square zero-sequence
dc	Direct current
DEE	Departament d'Enginyeria Electrònica
DSP	Digital signal processor
EMI	Electro-magnetic interference
FACTS	Flexible alternating current transmission system
FC	Flying capacitors
FPGA	Field programmable gate array
HVDC	High-voltage direct current
IGBT	Isolated-gate bipolar transistor
IMB-CNM	Institute of Microelectronics of Barcelona - Centro Nacional de Microelectrónica
LS-PWM	Level-shifted pulse-width modulation
MEC	Modulated energy control
MMC	Modular multilevel converter
MOSFET	Metal-oxide-semiconductor field-effect transistor
MTTF	Mean time to failure

NLM	Nearest level modulation
NPC	Neutral point clamped
OC	Open-circuit
OL-DPWM	Open-loop discontinuous pulse-width modulation
PEMC	Power Electronics, Motors and Control (group)
PCB	Printed-circuit board
PD-PWM	Phase-disposition pulse-width modulation
PI	Proportional integral
PLL	Phase-locked loop
PMSM	Permanent magnet synchronous machine
POD-PWM	Phase-opposition disposition pulse-width modulation
PR	Proportional resonant
PS-PWM	Phase-shifted pulse-width modulation
PWM	Pulse-width modulation
rms	Root mean square
RL	Resistive-inductive
SC	Short-circuit
SHE	Selective harmonic elimination
SM	Submodule
SPWM	Sinusoidal pulse-width modulation
STATCOM	Static compensator
STB	Switching transition balancing (algorithm)
SVM	Space-vector modulation
THD	Total harmonic distortion
TIEG-P	Terrassa Industrial Electronics Group - Power
TLB	Total loss balancing (algorithm)
UNSW	University of New South Wales
UPC	Universitat Politècnica de Catalunya
VDPWM	Virtual discontinuous pulse-width modulation
VOC	Voltage oriented control
VSC	Voltage-source converter

List of Symbols

Symbol	Definition
A_{cr}	Amplitude of the carrier signal v_{cr}
C	Submodule capacitor
C_{dc}	dc-link capacitor
C_{est}	Estimated capacitance
C_{jz}	Arm equivalent capacitor, j being the phase identifier $j \in \{a, b, c\}$ and the arm identifier $z \in \{u, l\}$
C_{real}	Real capacitance
C'_{jz}	Equivalent submodule capacitor in the arm z of phase j of the equivalent energy model
$C_{jz_{eq}}$	Equivalent arm capacitor in the arm z of phase j of the equivalent energy model
$Cnt_{z(n)}$	Counter of cycles without updating the estimator, z being the arm identifier and (n) the number of submodule
$d_{jz(n)}$	Duty cycle of submodule (n) in arm z and phase j
$e_{exp z(k)}$	Expected set error in the arm z , k being the number of set
$e_{t z(k)}$	Theoretical set error in the arm z and set k
E_{on}	IGBT turn-on energy loss
E_{off}	IGBT turn-off energy loss
E_{rec}	Diode reverse recovery energy
f	ac-side current fundamental frequency
f_{cr}	Carrier frequency
f_{samp}	Sampling frequency
f_{sin}	Frequency of the zero-sequence voltage used in CMsin
f_{sqr}	Frequency of the zero-sequence voltage used in CMsqr

f_{sw}	Switching frequency
F_{opt}	Optimization function
h	Harmonic order identifier
i_{jcomm}	Common mode current at phase j
i_d	d -component of the stator current in a synchronous reference frame
i_d^*	i_d reference
i_D	Diode current
i_{dc}	dc component in the circulating current
i_{jdiff}	Differential or circulating current at phase j
i_j	ac-side current of phase j
i_{jz}	Current of arm z of phase j
i_q	q -component of the stator current in a synchronous reference frame
i_q^*	i_q reference
i_T	IGBT current
i_{Wjz}^*	Circulating current reference for controlling the energy in the arm z of phase j
I_{ac}	Amplitude of the ac-side current
I_{jdiff0}	Initial differential current at phase j
I_N	Rated current of the motor
j	Phase identifier, where $j \in \{a, b, c\}$
(k)	Number of the measuring set, where $k \in \{1, \dots, nS\}$
k_{jz}	Ratio between the average measured submodule capacitor voltage and the theoretical submodule capacitor voltage of arm z of phase j
K_{device}	Gain of the TLB algorithm for a particular kind of device i.e., upper IGBT, upper diode, lower IGBT or lower diode
$K_{enforced}$	Gain of the enforced activation method
K_h	Amplitude of the h th harmonic component in the circulating current
K_{lim}	Gain of the CL-DPWM proportional limit
K_{RSF}	Gain of the feedback loop in the voltage balancing algorithm with reduced switching frequency
K_{sw}	Gain of the STB algorithm
l_j	Number of activated submodules in the lower arm of phase j
L	Arm inductor

L_{ac}	Grid inductor
L_{out}	Load inductor
L_d	Equivalent stator inductance in the d -component of a synchronous reference frame
L_q	Equivalent stator inductance in the q -component of a synchronous reference frame
m	Modulation index
M	Number of additional submodules per arm
n	Number of output levels of the converter
(n)	Number of the submodule, where $n = \{1, \dots, N\}$
nS	Number of measuring sets per arm
nM	Number of submodules per measuring set
nT	Number switching transitions in a fundamental period
N	Number of basic submodules per arm
O_{lim}	Offset of the CL-DPWM proportional limit
p	Number of pole pairs of the motor
p_z	Instantaneous power in the arm z
P_{cond}	Conduction power losses
P_N	Nominal power of the motor
P_{out}	Output power
P_{sw}	Switching power losses
P_{tot}	Total power losses
R_{CE}	IGBT equivalent series resistor
R_D	Diode equivalent series resistor
R_{out}	Load resistor
R_s	Stator resistance
$R(t)$	Reliability function
$s_{jz(n)}$	Control function defining the state of the submodule (n) of arm z of phase j
$s_N(v_{Cz})$	Standard deviation of the submodule capacitor voltages of arm z
t	Time
T	Fundamental period
T_e	Rated torque of the motor
u_j	Number of activated submodules in the upper arm of phase j

U_{sin}	Amplitude of the zero-sequence voltage used in CMsin
U_{sqr}	Amplitude of the zero-sequence voltage used in CMsqr
v_{ac}	ac-voltage generated by the arms
v_{Az}	Supervisory arm sensor voltage of the arm z
$v_{Cjz(n)}$	Submodule capacitor voltage, j being the phase identifier, z the arm identifier and (n) the number of submodule
v_{jcomm}	Common mode voltage at phase j
v_{cr}	Modulation carrier signal
$v_{Cz(n)}^*$	Capacitor voltage of submodule (n) of arm z modified by the enforced measuring algorithm
v_{Czavg}	Average value of all the submodule capacitor voltages in the arm z
v_d	d -component of the stator voltage in a synchronous reference frame
v_{jdiff}	Differential voltage at phase j
v_j	ac-side voltage of phase j
v_{jd}	Discontinuous modulation signal of phase j
v_{jm}	Modulation signal of phase j
v_{jz}	Voltage provided by the arm z of phase j
v_{jzd}	Discontinuous modulation signal for the arm z
v_{jzff}	Arm z of phase j modulation signal after feed-forward compensation
v_{jzm}	Arm z of phase j modulation signal
v_q	q -component of the stator voltage in a synchronous reference frame
v_{SMjz}	Output voltage of the submodule (n) of arm z of phase j
$v_{Sz(k)}$	Measuring set voltage, z being the arm identifier and (k) the number of set
$v_{Sz(k) exp}$	Expected voltage of the set (k) of arm z
$v_{Sz(k) t}$	Theoretical voltage of the set (k) of arm z
v_{zs}	Zero-sequence voltage
V_{CE}	IGBT collector-emitter saturation voltage
$V_{Cjz(n)0}$	Initial voltage of the capacitor (n) of arm z and phase j
$V_{Cz(n)S}$	Submodule capacitor voltage acquired through a measuring set, z being the arm identifier and (n) the number of submodule
V_{dc}	dc-link voltage
V_F	Diode forward voltage

V_g	Amplitude of the grid voltage
W_{Cjz}	Energy stored in the arm z of phase j
W_{Cjz}^*	Arm energy reference for the arm z of the phase j
x	Voltage level designed by the modulator
\bar{y}	Locally averaged value of the variable y
y_{norm}	Normalized value of the variable y
y_{rms}	rms value of the variable y
z	Arm identifier, where z indicates the upper arm (u) or the lower arm (l)
Z_{out}	Output impedance
δ	Variation of the capacitor voltages in the enforced measuring algorithm
δW_{Cjz}	Interval energy variation in the arm z
$\Delta v_{Cjz(n)}$	Submodule capacitor voltage ripple amplitude, j being the phase identifier, z the arm identifier and (n) the number of submodule
Δv_{est}	Estimated voltage variation in a submodule capacitor
Δv_{jm}	Differential control signal of phase j
Δv_{real}	Voltage variation in a submodule capacitor
Δv_{zs}	Zero-sequence compensation for the OL-DPWM
ΔW_{Cj}	Energy difference between upper and lower arms of phase j
ΔW_{Cj}^*	Energy difference reference for phase j
$\Delta\varphi$	Phase displacement between carriers in PS-PWM
λ_A	Failure rate of a supervisory arm sensor
λ_I	Failure rate of an individual submodule sensor
λ_m	Magnetic flux of the motor permanent magnets
λ_S	Failure rate of a supervisory set sensor
λ_{SM}	Failure rate of a submodule
ΣW_{Cj}	Total energy stored in the phase-leg j
ΣW_{Cj}^*	Phase-leg j total energy reference
φ	Output current phase angle
φ_h	Phase angle of an harmonic component in the circulating current, h being the harmonic order
ω	Fundamental angular frequency
ω_e	Electrical frequency of a motor
ω_N	Nominal speed of a motor

ω_o	Mechanical speed of a motor
ω_{sin}	Frequency, in rad/s, of the zero-sequence voltage used in CMsin
$\nabla F(x, y)$	Gradient of a multivariable function

Chapter 1

Introduction

This chapter presents the context and motivation for this research work. It includes a review of the previous research about modelling, modulation strategies, control techniques and fault-tolerant strategies for the MMC. This chapter also states the main objectives of this thesis and includes a list of the publications derived from it. To conclude, the thesis outline and the main contributions are presented.

1.1 Research Environment

The present thesis was developed in the Departament d'Enginyeria Electrònica (DEE) at the Universitat Politècnica de Catalunya (UPC), in the Terrassa Industrial Electronics Group – Power (TIEG-P). The main interests of the research group are:

- Electromagnetic compatibility: Electromagnetic interference (EMI) modelling, diagnostic and mitigation techniques for industrial environments, in vehicles, ships and aircraft.
- Renewable energy: Modelling and design of power converters for wind and photovoltaic (PV) systems.
- Power quality in electric systems: Measuring and correcting power supply disturbances in the generation and distribution systems.
- Control techniques for electric drives: Advanced techniques for matrix converters and multilevel converters.

This thesis has been funded mainly by the scholarship *Ayudas para contratos predoctorales para la formación de doctores 2013* (BES-2013-063590), which was granted by Spain's Ministerio de Economía y Competitividad.

Part of this thesis was developed during a research stay in the Power Electronics, Motors and Control (PEMC) group at the University of Nottingham, UK. The research stay was funded by the scholarship *Ayudas a la movilidad predoctoral para la realización de estancias breves en centros de I+D durante el año 2016* (EEBB-I-16-10672), which was also granted by Spain's Ministerio de Economía y Competitividad.

The research developed in this thesis was carried out in collaboration with researchers from the Energy Unit at Tecnalia Research and Innovation, Basque Country, Spain; the Australian Energy Research Institute at the University of New South Wales, Sydney, Australia; and the PEMC group at the University of Nottingham, UK.

This work is part of the activities developed under the projects RURALGRID, Consolider-Ingenio (CSD2009-00046) and CONNECT-DC (ENE2012-36871-C02-01).

The RURALGRID project, *Feasibility study in order to introduce renewable energies by means of microgrids in the Pyrenees Area*, was developed in the framework of the Comunidad de Trabajo de los Pirineos (CTP), which involved research organizations from Aragón (Universidad San Jorge and INYCOM), the Basque Country (Universidad del País Vasco/Euskal Herriko Unibertsitatea, Tecnalia Research and Innovation, and Jema Energy), Catalunya (UPC), Aquitaine (École Supérieure des Technologies Industrielles Avancées, IMS Bordeaux, and LOREKI), and Midi-Pyrénées (École Nationale d'Ingénieurs de Tarbes). In the case of Catalunya, the project was supported by the Secretaria d'Universitats i Recerca of the Departament d'Economia i Coneixement of the Generalitat de Catalunya. The RURALGRID project was devoted to studying the feasibility of implementing micro-grids in the Pyrenees area. New converter technologies were also analysed to improve the energy efficiency of micro-grids and distributed generation systems.

The project CSD2009-00046 of the Consolider-Ingenio Program, *Advanced wide band gap semiconductor devices for rational use of energy*, was funded by the Ministerio de Economía y Competitividad of Spain and was a collaboration between multiple research institutions, one of which was the UPC. It was led by the Institute of Microelectronics of Barcelona (Centro Nacional de Microelectrónica (IMB-CNM)). The CSD2009-00046 project was devoted to studying the use of wide band-gap semiconductor materials, such as silicon carbide (SiC) and Gallium Nitride (GaN), in a new generation of power semiconductor devices. The objectives of this project were to develop new semiconductor devices, characterize the new devices and implement power converters for demonstrating the advantages of the wide band-gap technology. The test converters have been selected to test characteristics such as operation at high temperature, extremely fast response or handling of high voltage.

The CONNECT-DC project, *Topologies and control of power electronic converters for offshore high voltage dc energy transmission*, funded by Spain's Ministerio de Economía y Competitividad, is a collaboration between two research organizations: the UPC and Tecnalia Research and Innovation. The CONNECT-DC project is devoted to analysing a medium-voltage dc transmission architecture for offshore applications. The main feature of this architecture is that the ac to dc current transformation is not located in an offshore platform but is instead distributed to each of the wind turbines. In this way it is possible to eliminate –or at least significantly reduce– the size of the offshore platform, thus reducing the costs of the transmission system. Other targets of this project are: development of control algorithms for wind turbine generators in order to optimize energy conversion efficiency; characterization of wind resources; and the development of control strategies for medium-voltage dc/ac onshore grid-connected power converters, including the modular multilevel converter (MMC).

1.2 Research Motivation

For a long time now, energy production has been dependent on fossil fuels. However, the paradigm has changed over recent decades as a result of the emergence of cleaner and cheaper energy resources. The development and improvement of renewable energy sources has led to a distributed generation system, where multiple sources are connected to the electrical grid. Power converters allow integrating these energy sources from diverse origins into the electrical grid. The rise of renewable energy sources has led to requirements for higher power and more efficient converters.

Multilevel converters are indeed attractive power conversion topologies for medium- and high-voltage/power applications [1,2]. The use of multiple semiconductor devices allows distribution of the voltage stress in each device, which increases the maximum ratings of the converter while using cheaper and more efficient semiconductors. Moreover, the multilevel output increases the quality of the ac-voltage, reducing the size and cost of the output filters. Some application fields of multilevel converters are: large electrical machine drives, such as offshore wind turbines; high-voltage direct current (HVDC) transmission systems; and flexible alternating current transmission systems (FACTS). The MMC [3], is a modern topology of multilevel converter that in just a few years has become the principal technology option for HVDC systems [4].

The main feature of the MMC is its modularity, which provides multiple benefits: scalability to different power and voltage levels; reliability with the use of redundant cells; compatibility with commercial semiconductors and easy manufacturing of the system [5,

6]. However, its internal performance is complex, and there are different issues that still must be improved and investigated further.

A very important aspect of the MMC is the so-called circulating current [7]. This inner current does not appear at the output, but is highly related to the system's stability, the efficiency of the converter and to the capacitor voltage ripples. The elimination of all the harmonic components in the circulating current increases the efficiency of the converter, but some studies indicate that the use of specific references can reduce the capacitor voltage ripples [8]. The MMC is composed of a high number of costly and bulky capacitors, and a reduction in the capacitor voltage ripples allows a reduction in the capacitances and in the cost of the converter. The use of circulating current references for reducing the capacitor voltage ripples is a worthy focus of research.

Multiple strategies can be used for controlling power converter switches. Due to the high number of MMC switches, the same output voltage can be obtained with multiple combinations. This degree of freedom in the modulation is usually used for balancing the capacitor voltages [9], but further targets can be considered. Moreover, adding a zero-sequence signal to the modulation or reference signals can also be studied with the objective of improving some of the previously mentioned aspects: effectiveness, capacitor voltage ripples and circulating current.

Industrial application aspects of the MMC are also an important point of study. Techniques for reducing the requirements of the MMC control system (such as simplifying the data acquisition system) and fault-tolerant techniques for allowing uninterrupted performance are topics that can be further studied.

This thesis attempts to contribute to all these topics.

1.3 Review of Previous Research

Although hough a similar topology was presented in 1981 [10], the current MMC topology was introduced in 2003 [3]. The MMC consists of two arms per phase-leg, where each arm comprises N series-connected submodules (SMs) and a series arm inductor L . Each SM consists of a capacitor C with a switching structure, which connects or disconnects the capacitor in-series within the arm. The main features of the MMC [5] are: its modularity and scalability to different power and voltage levels; its redundancy; and the high quality of the output voltages and currents. Those features make it one of the most attractive converters for high-power applications [2] like HVDC [4] and FACTS [11]. In recent years, the MMC has become a very important research topic

and multiple alternative topologies, modulation strategies and control techniques have appeared [6, 12].

The modelling of the MMC is a complex task, since it includes a high number of non-linear elements. In order to study the dynamic performance of the MMC, simplified models of the converter are required. For this reason, modelling of the MMC has been a common research topic [13, 14]. Multiple assumptions and calculations in this thesis are based on the averaged model presented in [15].

Like in most converter topologies [1], the modulation of the MMC [16] is a widely studied field. The MMC was originally presented with a space vector modulation (SVM) [3], which can be calculated on a plane or in a three-dimensional space [17, 18]. However, this technique becomes too complicated when the number of levels increases, and the most common modulation techniques are based on multicarrier pulse-width modulation (PWM) [19, 20]. The common multicarrier techniques use as many carriers as SMs (N), but some strategies based on interleaving [21] use $2N$ carriers for obtaining more output voltage levels. The multiple PWM carriers can be distributed along the modulation range (level-shifted) [9] or phase-shifted in a sampling period [22, 23]. The nearest level modulation (NLM) [24, 25] has also been considered for the MMC, but only in converters with a high number of levels. Selective harmonic elimination (SHE) is another technique considered in multiple articles [26–28], but the hard-processing requirements of this technique make it feasible only for converters with a low number of levels. Some papers have proposed new modulation techniques specifically designed for the MMC, such as a modified PWM [29] and another technique that switches at fundamental frequency [30].

Modulation techniques usually define the output voltage level, but not which SMs to activate. This degree of freedom can be used to balance the capacitor voltages in the arms. This task is performed by the voltage balancing algorithm. The most common voltage balancing algorithm is based on sampling the capacitor voltages, sorting them, and selecting those that balance the voltages [3, 9, 31]. Some papers present improved versions of the algorithm for reducing the switching frequency [24, 32]. Voltage balancing algorithms for modulation techniques that directly link the SMs to a particular carrier have also been developed [23, 33]. Those techniques modify the modulation signal or the carrier of each SM in order to balance the voltages.

Another widely studied topic is the dynamic analysis and control of the circulating current [34, 35]. This current flows through the arms of the converter without appearing at the output, and it is naturally composed of a dc component and low order harmonics [7, 36], mainly the second one. In order to ensure system stability and improve converter performance, the circulating current must be controlled. It can be controlled

through the voltage applied to the arm inductors, usually by adding a differential reference in the upper and lower arm modulation signals [7]. Since the voltage is applied over inductances, a proportional controller is commonly used [37]. More complex controllers can be used, such as: resonant controllers [38, 39], repetitive controllers [40, 41] or controllers operating with d-q variables [32, 42].

The circulating current reference can be defined according to multiple objectives. Some studies propose eliminating all the harmonic components, which reduces the arm rms current and therefore the power losses [32, 38]. A fundamental frequency component can also be added to balance the energy stored in the upper and lower arms [7, 39]. Other studies propose injecting second and/or fourth harmonic components to reduce the capacitor voltage ripples [8, 43]. Reducing the capacitor voltage ripples is important for reducing the size of the capacitors [44] and, therefore, the overall cost of the converter.

The circulating current can also be combined with a zero-sequence voltage. Some studies propose using a fixed frequency zero-sequence and circulating current in order to translate the power oscillations to a higher frequency [45]. This technique is very useful for reducing capacitor voltage ripples at low frequencies, which is especially interesting in motor drive applications [46, 47]. Zero-sequence signals have been used for motor drive applications and for extending the linear operating range, such as third harmonic injection or those based on SVM [48]. However, apart from those, the topic of zero-sequence signal has not been studied further in relation to the MMC. In this thesis, discontinuous zero-sequences, which have been widely studied in other converter topologies [49–52], are applied to the MMC for the first time.

In real applications of the MMC, such as in HVDC applications, the voltage specifications require the use of hundreds of SMs [4]. With the common voltage balancing algorithms, the voltage of each SM has to be measured in order to sort and select the SMs to be activated. Acquisition and conditioning of such a large number of signals is a challenge, and some techniques have appeared in recent years. Some studies try to solve this challenge with open-loop voltage balancing algorithms [19, 30, 53], but those methods can become unstable. Other studies develop simpler voltage balancing algorithms for a high number of SMs, but many voltage sensors are still required [33, 54, 55]. A possible solution for reducing the number of voltage sensors is to use observers and estimators [56, 57]. However, the reliability of the measuring system is reduced. A first approach to reducing the hardware complexity is presented in [58], where the acquisition system is highly simplified, but not the number of sensors.

A very important requirement of real applications is the reliability of the system, and a lot of research has recently been conducted on fault-tolerant solutions. Failures in the dc-link [59–61] and on the ac-side [62] have been highly studied. However, the most

common failures in power converters are due to faults in switching devices [63]. The MMC can easily provide redundancy of the SMs with the use of additional SMs [64–66], but the fault has to be detected and localized before disabling the faulty SM. Some techniques have emerged for detecting faults in the SM switching devices, and these are based on the use of additional sensors [67–69] or on the use of estimators and observers [70–72]. Another focus for improving converter reliability is to study the failure mechanisms of the switching devices [73, 74]. The failures are usually related to power losses, which, if not controlled, can be unevenly shared among the SMs in the arms [31].

1.4 Thesis Objectives

This thesis focuses on the study and development of new control and modulation techniques that improve some practical issues with the MMC. The developed techniques aim to fulfill three general purposes: (1) reducing the capacitor voltage ripples, (2) simplifying the MMC hardware and (3) improving its reliability. Furthermore, this thesis is devoted to studying and developing techniques for the application of the MMC to motor drives.

For these purposes, the following objectives are defined in this thesis:

- To define a circulating current reference that reduces the capacitor voltage ripples while also developing a method for calculating the optimal reference that minimizes the voltage ripples.
- To study the suitability of using discontinuous modulation in the MMC; evaluate its performance; and improve the technique with the goal of reducing power losses and capacitor voltage ripples.
- To develop a technique for measuring capacitor voltages while reducing the number of voltage sensors required by the MMC.
- To define a mechanism for detecting and localizing faults in both the SMs and the voltage sensors of the MMC while also developing a method for substituting the faulty sensors.
- To study the distribution of power losses in the switching devices when considering different capacitance values, and to also develop an algorithm for balancing these same power losses.

- To study the application of the MMC to motor drives and application of capacitor voltage ripple reduction techniques in order to allow MMC operation at low speeds/frequencies.

1.5 List of Publications

The following papers are as a result of the research developed in this thesis and have been published in different journals and conference proceedings.

1.5.1 Journal Papers

The following journal papers have been published or are already accepted for publication:

- [1] J. Pou, S. Ceballos, G. Konstantinou, V. G. Agelidis, R. Picas, and J. Zaragoza, "Circulating current injection methods based on instantaneous information for the modular multilevel converter," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 777-788, Feb. 2015.
- [2] R. Darius, J. Pou, G. Konstantinou, S. Ceballos, R. Picas, and V. G. Agelidis, "A modified voltage balancing algorithm for the modular multilevel converter: Evaluation for staircase and phase-disposition PWM," *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4119-4127, Aug. 2015.
- [3] R. Picas, S. Ceballos, J. Pou, J. Zaragoza, G. Konstantinou, and V. G. Agelidis, "Closed loop discontinuous modulation technique for capacitor voltage ripples and switching losses reduction in modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4714-4725, Sep. 2015.
- [4] R. Picas, J. Zaragoza, J. Pou, S. Ceballos, and J. Balcells, "New measuring technique for reducing the number of voltage sensors in modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 177-187, Jan. 2016.
- [5] G. Konstantinou, J. Pou, S. Ceballos, R. Picas, J. Zaragoza, and V. G. Agelidis, "Control of circulating currents in modular multilevel converters through redundant voltage levels," *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7761 - 7769, Nov. 2016.
- [6] R. Picas, J. Zaragoza, J. Pou, and S. Ceballos, "Reliable modular multilevel converter fault detection with redundant voltage sensor," *IEEE Trans. Power Electron.*, vol. 32, no. 1, pp. 39-51, Jan. 2017.

1.5.2 Conference Papers

The following papers have been presented in international conferences:

- [7] R. Picas, J. Pou, S. Ceballos, V. G. Agelidis, and M. Saeedifard, “Minimization of the capacitor voltage fluctuations of a modular multilevel converter by circulating current control,” in *Proc. IECON 2012 - 38th Annual Conference of the IEEE Industrial Electronics Society*, Montréal, Canada, 2012, pp. 4985–4991.
- [8] R. Picas, J. Pou, S. Ceballos, J. Zaragoza, G. Konstantinou, and V. G. Agelidis, “Optimal injection of harmonics in circulating currents of modular multilevel converters for capacitor voltage ripple minimization,” in *Proc. ECCE Asia Downunder (ECCE Asia), 2013 IEEE*, Melbourne, Australia, 2013, pp. 318–324.
- [9] R. Picas, S. Ceballos, J. Pou, J. Zaragoza, G. Konstantinou, and V. G. Agelidis, “Improving capacitor voltage ripples and power losses of modular multilevel converters through discontinuous modulation,” in *Proc. IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society*, Vienna, Austria, 2013, pp. 6233–6238.
- [10] R. Picas, S. Ceballos, J. Pou, J. Zaragoza, G. Konstantinou, V. G. Agelidis, and J. Balcells, “Discontinuous modulation of modular multilevel converters without the need for extra submodules,” in *Proc. IECON 2015 - 41st Annual Conference of the IEEE Industrial Electronics Society*, Yokohama, Japan, 2015, pp. 2538–2543.
- [11] G. Konstantinou, J. Pou, S. Ceballos, R. Picas, J. Zaragoza, and V. G. Agelidis, “Utilising redundant voltage levels for circulating current control in modular multilevel converters,” in *Proc. IECON 2015 - 41st Annual Conference of the IEEE Industrial Electronics Society*, Yokohama, Japan, 2015, pp. 2213–2218.
- [12] R. Picas, J. Pou, J. Zaragoza, A. Watson, G. Konstantinou, S. Ceballos, and J. Clare, “Submodule power losses balancing algorithms for the modular multilevel converter,” in *Proc. IECON 2016 - 42nd Annual Conference of the IEEE Industrial Electronics Society*, Florence, Italy, 2016.

1.5.3 Patents

- [13] R. Picas, J. Zaragoza, and J. Pou, “Sistema y método de medida de las tensiones de las disposiciones capacitivas de los sub-módulos de un convertidor de potencia multinivel con almacenamiento distribuido de energía (MMC) y convertidor MMC,” Patent ES P201430893, 11 June 2014.

TABLE 1.1: Relationship between chapters and publications.

Chapter	Publication
Chapter 2 The Modular Multilevel Converter	[2],[5],[7],[11]
Chapter 3 Circulating Current References for Capacitor Voltage Ripple Reduction	[1],[7],[8]
Chapter 4 Discontinuous Modulation	[3],[9],[10]
Chapter 5 Voltage Measurement System	[4],[13],[14]
Chapter 6 Fault Tolerant Topology	[6]
Chapter 7 Balancing Algorithms for Submodule Power Losses	[12]
Chapter 8 Application of the MMC in Low-Speed Motor Drives with Discontinuous Modulation	[15]

- [14] R. Picas, J. Zaragoza, and J. Pou, “System and method for measuring the voltages of the capacitive arrangements of the sub-modules of a multilevel power converter with distributed energy storage (MMC) and an MMC converter,” Patent WO/2015/189453, 10 June 2015.

1.5.4 Papers under Revision

The following paper has been submitted to a journal and it is currently under consideration for publication:

- [15] R. Picas, J. Zaragoza, J. Pou, S. Ceballos, G. Konstantinou, and V.G. Agelidis, “Study and comparison of discontinuous modulation for modular multilevel converters in motor drive applications,” submitted to *IEEE Trans. Ind. Electron.*

The selected journal and conference papers are associated with the chapters of the thesis that are shown in Table 1.1.

1.6 Thesis Outline and Main Contributions

This thesis is composed of nine chapters. The following summary indicates the main contents of each one.

- Chapter 2 presents the MMC with details of its operating principles, a mathematical model and an explanation of the main control strategies. Within these strategies, a scalable algorithm for the level-shifted PWM (LS-PWM) is implemented; a new implementation of the voltage balancing algorithm is detailed; and a novel method for controlling the circulating current is presented. It also reviews the main applications of the MMC and presents the MMC prototypes used in this thesis.
- Chapter 3 presents three methods for calculating the circulating current reference. All these methods have the objective of reducing the capacitor voltage ripples. The first one defines an approximated continuous function of the capacitor voltage ripples and obtains an optimal function for the second harmonic of the circulating current. The second method applies an iterative optimization method by evaluating all the combinations of the second and fourth harmonics and selecting the optimal ones. The third technique calculates the theoretical optimal reference from a simplified model of the converter and obtains a nearly optimal reference that can be calculated on-line.
- Chapter 4 presents the discontinuous modulation for application in the MMC. This technique reduces the switching power losses and the capacitor voltage ripples, especially for low modulation indices. Three approaches to discontinuous modulation are presented. The first approach consists of an open-loop technique that uses a pre-defined modulation signal. The second approach uses a closed-loop algorithm for defining the zero-sequence signal, thus further reducing power losses and capacitor voltage ripples. Finally, the third approach is adapted to medium-power applications by reducing the number of required SMs.
- Chapter 5 presents a new voltage measuring system, where only two sensors per arm are required. The sensors measure the voltage provided by a set of SMs and acquire the capacitor voltages when only a single SM in the set is activated. Between actual measurements, the system performs an estimation of the capacitor voltages.
- Chapter 6 presents a fault detection and localization system for the MMC. The topology is based on three additional sensors per arm, which compare the expected voltage with the measured one. The system is able to detect open-circuit and short-circuit faults in the switching devices and faults in the voltage sensors. The use of additional sensors allows substituting the faulty sensors with the measuring algorithm presented in Chapter 5.
- Chapter 7 studies the distribution of power losses in an MMC when the SM capacitances are not equal. The inequalities in the capacitances can be caused by

the manufacturing tolerance or by a degradation of the capacitors. A system for balancing the losses between the SMs is also presented.

- Chapter 8 deals with the application of the MMC to a variable-speed motor drive. This application presents problems at low speeds/frequencies, where the capacitor voltage ripples can become excessive. Discontinuous modulation is applied in order to reduce the capacitor voltage ripples, presenting a good performance of the motor at 1% of the nominal speed. The technique is compared with other state-of-the-art low-speed operation techniques, and discontinuous modulation is found to be the one that presents the lowest power losses with similar capacitor voltage ripples.
- Finally, Chapter 9 summarizes the main contributions of the thesis and includes some discussion of possible future research.