Modeling high-performance wormhole NoCs for critical real-time embedded systems
Visualitza/Obre
Cita com:
hdl:2117/98317
Tipus de documentText en actes de congrés
Data publicació2016
EditorInstitute of Electrical and Electronics Engineers (IEEE)
Condicions d'accésAccés obert
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
ProjecteCOMPUTACION DE ALTAS PRESTACIONES VII (MINECO-TIN2015-65316-P)
PROBABILISTIC TIMING ANALYSIS OF HIGH-PERFORMANCE AND RELIABLE PROCESSORS (MINECO-TIN2014-60404-JIN)
RYC-2013-14717 (MINECO-RYC-2013-14717)
PROBABILISTIC TIMING ANALYSIS OF HIGH-PERFORMANCE AND RELIABLE PROCESSORS (MINECO-TIN2014-60404-JIN)
RYC-2013-14717 (MINECO-RYC-2013-14717)
Abstract
Manycore chips are a promising computing platform to cope with the increasing performance needs of critical real-time embedded systems (CRTES). However, manycores adoption by CRTES industry requires understanding task's timing behavior when their requests use manycore's network-on-chip (NoC) to access hardware shared resources. This paper analyzes the contention in wormhole-based NoC (wNoC) designs - widely implemented in the high-performance domain - for which we introduce a new metric: worst-contention delay (WCD) that captures wNoC impact on worst-case execution time (WCET) in a tighter manner than the existing metric, worst-case traversal
time (WCTT). Moreover, we provide an analytical model of the WCD that requests can suffer in a wNoC and we validate it against wNoC designs resembling those in the Tilera-Gx36 and the Intel-SCC 48-core processors. Building on top of our WCD analytical model, we analyze the impact on WCD that different design parameters such as the number of virtual channels, and we make a set of recommendations on what wNoC setups to use in the context of CRTES.
CitacióPanic, M., Hernández, C., Quiñones, E., Abella, J., Cazorla, F. Modeling high-performance wormhole NoCs for critical real-time embedded systems. A: IEEE Real-Time and Embedded Technology and Applications Symposium. "2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS): 11-14 April 2016: Vienna, Austria: proceedings". Vienna: Institute of Electrical and Electronics Engineers (IEEE), 2016, p. 1-12.
ISBN9781467386395
Versió de l'editorhttp://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7461342
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
Modeling+High-Performance+Wormhole+NoCs.pdf | 493,9Kb | Visualitza/Obre |