This paper describes a design methodology for the basic current
source cell circuit of high-speed high-accuracy current steering
DIA conveners taking into account mismatching in all the
transistors of the cell. Previous works consider arbitrary safety
margins in the sizing process. The presented approach allows a
more accurale selection of the optimal design point. The design
methodology is illustrated for a particular design of a 0.35pm
CMOS 12-bit 400 MHz current-steering segmented DIA converter.
CitationMiquel, A.; González, J.; Alarcón, E. Improved current-source sizing for high-speed high-accuracy current steering d/a converters. A: IEEE International Symposium on Circuits and Systems. "2003 IEEE International Symposium on Circuits and Systems". Bangkok: IEEE, 2003, p. 837-840.
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder. If you wish to make any use of the work not provided for in the law, please contact: firstname.lastname@example.org