Mostra el registre d'ítem simple
An energy-efficient memory unit for clustered microarchitectures
dc.contributor.author | Bieschewski, Stefan |
dc.contributor.author | Parcerisa Bundó, Joan Manuel |
dc.contributor.author | González Colás, Antonio María |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2016-09-29T08:26:09Z |
dc.date.available | 2016-09-29T08:26:09Z |
dc.date.issued | 2016-08-01 |
dc.identifier.citation | Bieschewski, S., Parcerisa, Joan-Manuel, González, A. An energy-efficient memory unit for clustered microarchitectures. "IEEE transactions on computers", 1 Agost 2016, vol. 65, núm. 8, p. 2631-2637. |
dc.identifier.issn | 0018-9340 |
dc.identifier.uri | http://hdl.handle.net/2117/90303 |
dc.description.abstract | Whereas clustered microarchitectures themselves have been extensively studied, the memory units for these clustered microarchitectures have received relatively little attention. This article discusses some of the inherent challenges of clustered memory units and shows how these can be overcome. Clustered memory pipelines work well with the late allocation of load/store queue entries and physically unordered queues. Yet this approach has characteristic problems such as queue overflows and allocation patterns that lead to deadlocks. We propose techniques to solve each of these problems and show that a distributed memory unit can offer significant energy savings and speedups over a centralized unit. For instance, compared to a centralized cache with a load/store queue of 64/24 entries, our four-cluster distributed memory unit with load/store queues of 16/8 entries each consumes 31 percent less energy and performs 4,7 percent better on SPECint and consumes 36 percent less energy and performs 7 percent better for SPECfp. |
dc.format.extent | 7 p. |
dc.language.iso | eng |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject.lcsh | Cache memory |
dc.subject.lcsh | Microprocessors |
dc.subject.other | Cache memories |
dc.subject.other | Parallel architectures |
dc.subject.other | Distributed architectures |
dc.subject.other | Clustered architectures |
dc.subject.other | Store buffer |
dc.title | An energy-efficient memory unit for clustered microarchitectures |
dc.type | Article |
dc.subject.lemac | Memòria cau |
dc.subject.lemac | Microprocessadors |
dc.contributor.group | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.identifier.doi | 10.1109/TC.2015.2493518 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://ieeexplore.ieee.org/document/7303897/?arnumber=7303897 |
dc.rights.access | Open Access |
local.identifier.drac | 18821393 |
dc.description.version | Postprint (author's final draft) |
dc.relation.projectid | info:eu-repo/grantAgreement/MINECO//TIN2013-44375-R/ES/MICROARQUITECTURA Y COMPILADORES PARA FUTUROS PROCESADORES III/ |
local.citation.author | Bieschewski, S.; Parcerisa, Joan-Manuel; González, A. |
local.citation.publicationName | IEEE transactions on computers |
local.citation.volume | 65 |
local.citation.number | 8 |
local.citation.startingPage | 2631 |
local.citation.endingPage | 2637 |
Fitxers d'aquest items
Aquest ítem apareix a les col·leccions següents
-
Articles de revista [1.049]
-
Articles de revista [68]