Mostra el registre d'ítem simple
Area-efficient snoopy-aware NoC design for high-performance chip multiprocessor systems
dc.contributor.author | Roca Pérez, Antoni |
dc.contributor.author | Hernández Gañán, Carlos |
dc.contributor.author | Lodde, Mario |
dc.contributor.author | Flich Cardo, José |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament de Ciències de la Computació |
dc.date.accessioned | 2016-04-08T07:51:16Z |
dc.date.available | 2017-05-30T00:30:27Z |
dc.date.issued | 2015-07-01 |
dc.identifier.citation | Roca, A., Hernandez, C., Lodde, M., Flich Cardo, José. Area-efficient snoopy-aware NoC design for high-performance chip multiprocessor systems. "Computers and electrical engineering", 01 Juliol 2015, vol. 45, p. 374-385. |
dc.identifier.issn | 0045-7906 |
dc.identifier.uri | http://hdl.handle.net/2117/85389 |
dc.description.abstract | Manycore CMP systems are expected to grow to tens or even hundreds of cores. In this paper we show that the effective co-design of both, the network-on-chip and the coherence protocol, improves performance and power meanwhile total area resources remain bounded. We propose a snoopy-aware network-on-chip topology made of two mesh-of-tree topologies. Reducing the complexity of the coherence protocol - and hence its resources - and moving this complexity to the network, leads to a global decrease in power consumption meanwhile area is barely affected. Benefits of our proposal are due to the high-throughput and low delay of the network, but also due to the simplicity of the coherence protocol. The proposed network and protocol minimizes communication amongst cores when compared to traditional solutions based either on 2D-mesh topologies or in directory-based protocols. |
dc.format.extent | 12 p. |
dc.language.iso | eng |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Aplicacions de la informàtica::Aplicacions informàtiques a la física i l‘enginyeria |
dc.subject.lcsh | Computer network architectures |
dc.subject.other | Chip multiprocessor |
dc.subject.other | Network-on-chip |
dc.subject.other | Network architecture |
dc.subject.other | Coherence protocol |
dc.subject.other | NETWORK |
dc.subject.other | COHERENCE |
dc.subject.other | SWITCH |
dc.title | Area-efficient snoopy-aware NoC design for high-performance chip multiprocessor systems |
dc.type | Article |
dc.subject.lemac | Ordinadors, Xarxes d'--Arquitectures |
dc.contributor.group | Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals |
dc.identifier.doi | 10.1016/j.compeleceng.2015.04.020 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://www.sciencedirect.com/science/article/pii/S0045790615001494 |
dc.rights.access | Open Access |
local.identifier.drac | 17088435 |
dc.description.version | Postprint (author's final draft) |
local.citation.author | Roca, A.; Hernandez, C.; Lodde, M.; Flich Cardo, José |
local.citation.publicationName | Computers and electrical engineering |
local.citation.volume | 45 |
local.citation.startingPage | 374 |
local.citation.endingPage | 385 |
Fitxers d'aquest items
Aquest ítem apareix a les col·leccions següents
-
Articles de revista [1.049]
-
Articles de revista [274]