On-chip thermal testing using MOSFETs in weak inversion
Visualitza/Obre
Cita com:
hdl:2117/84660
Tipus de documentArticle
Data publicació2015-02-01
Condicions d'accésAccés obert
Llevat que s'hi indiqui el contrari, els
continguts d'aquesta obra estan subjectes a la llicència de Creative Commons
:
Reconeixement-NoComercial-SenseObraDerivada 3.0 Espanya
Abstract
This paper analyzes the feasibility of using metal-oxide-semiconductor field-effect transistors (MOSFETs) operating in weak inversion as temperature sensors for on-chip thermal testing applications. MOSFETs in weak inversion are theoretically analyzed so as to know how their sensitivity to temperature depends on both dimensions and bias current. Theoretical predictions are then compared with simulations and experimental data resulting from MOSFETs fabricated in a commercial 0.35-µm CMOS technology. The MOSFETs are experimentally subjected to changes of temperature generated by either a heating chamber or an on-chip power dissipating device. The performance of MOSFETs in weak inversion is also compared with that in strong inversion and with that of parasitic bipolar junction transistors. In the context of on-chip thermal testing, MOSFETs in weak inversion offer advantages in terms of layout area, linearity, current consumption, and spread of the sensitivity to temperature due to process variations.
CitacióReverter, F., Altet, J. On-chip thermal testing using MOSFETs in weak inversion. "IEEE transactions on instrumentation and measurement", 01 Febrer 2015, vol. 64, núm. 2, p. 524-532.
ISSN0018-9456
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
paper.pdf | Article final previ a la maquetació | 257,1Kb | Visualitza/Obre |