AER-SRT: scalable spike distribution by means of synchronous serial ring topology address event representation
Tipus de documentArticle
Condicions d'accésAccés obert
Given the massive number of interconnects in Spiking Neural Networks (SNNs), distributing spikes effciently becomes a critical issue for the efficient hardware emulation of large-scale SNNs. In this work, the AER-SRT (Address Event Representation over Synchronous Serial Ring Topology) architecture for spike transmission is proposed. AER-SRT is a light, easily scalable, packet-based solution implemented with high-speed serial link for multi-chip SNN communication. The channel uses a unidirectional, point-to-point connection between nodes, which provides a high transmission speed. Events (spikes) are distributed among all the nodes in a ring-topology pipeline fashion and the synchronous AER guarantees a collision-free scheme. The fast speed and efficient channel usage limits the spike distribution time to values that allow real-time operation for network sizes that can be calculated with simple design equations. Also, in the proposed communication protocol there is no specific or master node, so new nodes can be added to the ring by simply modifying two configuration parameters. As a proof of concept, a prototype of the architecture has been implemented and tested on FPGA development boards. (C) 2015 Elsevier B.V. All rights reserved.
CitacióDorta, S., Zapata, M., Madrenas, J., Sanchez , G. AER-SRT: scalable spike distribution by means of synchronous serial ring topology address event representation. "Neurocomputing", 01 Gener 2016, vol. 171, p. 1684-1690.