Asynchronous interface specification, analysis and synthesis
Visualitza/Obre
Estadístiques de LA Referencia / Recolecta
Inclou dades d'ús des de 2022
Cita com:
hdl:2117/84044
Tipus de documentReport de recerca
Data publicació1998-03
Condicions d'accésAccés obert
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
Abstract
Interfaces, by nature, are often asynchronous since they serve for
connecting multiple distributed modules/agents without common clock.
However, recent development in theory of asynchronous design in the
area of asynchronous specifications and models, analysis and
verification, synthesis and technology mapping, timing optimization
and performance analysis is not widely known and rarely accepted
by industry.
The goal of this paper is to fill this gap and to present an
overview of one popular systematic design methodology for design
of asynchronous interface controllers.
This methodology is based on using Petri nets, a formal model that,
from the engineering standpoint, is a formalization of
timing diagrams (waveforms) and from the system designer standpoint is
a concurrent state machine, in which local components can
perform independent or interdependent concurrent actions, changing
their local states asynchronously. We will introduce this model
informally based on a simple example: a VME-bus controller
serving reads from a device to a bus and writes from the bus into the
device.
CitacióKishinewsky, M., Cortadella, J., Kondratyev, A., Lavagno, L. "Asynchronous interface specification, analysis and synthesis". 1998.
Forma partLSI-98-14-R
Col·leccions
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
R98-14.pdf | 122,2Kb | Visualitza/Obre |