Mostra el registre d'ítem simple
LRU-PEA: A smart replacement policy for non-uniform cache architectures on chip multiprocessors
dc.contributor.author | Lira Rueda, Javier |
dc.contributor.author | Molina Clemente, Carlos |
dc.contributor.author | González Colás, Antonio María |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2010-07-26T11:50:26Z |
dc.date.available | 2010-07-26T11:50:26Z |
dc.date.issued | 2009-05-14 |
dc.identifier.uri | http://hdl.handle.net/2117/8399 |
dc.description.abstract | The increasing speed-gap between processor and memory and the limited memory bandwidth make last-level cache performance crucial for CMP architectures. Non Uniform Cache Architectures (NUCA) has been introduced to deal with this problem. This memory organization divides the whole memory space into smaller pieces or banks allowing nearer banks to have better access latencies than further banks.Moreover, an adaptive replacement policy that efficiently reduces misses in the last-level cache could boost performance, particularly if set associativity is assumed. Unfortunately, traditional replacement policies do not behave properly as they were assumed for single-processors. This paper focuses on Bank Replacement. This policy involves three key decisions when there is a miss: where to place a data within the cache set, which data to evict from the cache set and finally, where to place the evicted data. We propose a novel replacement technique that enables more intelligent replacement decisions to be taken, based on the observation that some type of data are less commonly accessed depending of the bank where they reside. We call this technique as LRU-PEA (Least Recently Used with a Priority Eviction Approach). We show that the proposed technique significantly reduces the requests to the off-chip memory by increasing the hit ratio in the NUCA cache. This translates into an average IPC improvement of 8% and into an Energy per Instruction (EPI) reduction of 5%. |
dc.format.extent | 8 p. |
dc.language.iso | eng |
dc.relation.ispartofseries | UPC-DAC-RR-ARCO-2009-7 |
dc.rights | Attribution-NonCommercial-NoDerivs 3.0 Spain |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject.lcsh | Computer architecture |
dc.subject.lcsh | Computer storage devices |
dc.title | LRU-PEA: A smart replacement policy for non-uniform cache architectures on chip multiprocessors |
dc.type | External research report |
dc.subject.lemac | Memòria jeràrquica (Informàtica) |
dc.subject.lemac | NUCA |
dc.contributor.group | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.relation.publisherversion | http://gsi.ac.upc.edu/reports/research_center_index-ARCO-2009,en.html |
dc.rights.access | Open Access |
local.identifier.drac | 2569935 |
dc.description.version | Preprint |
local.personalitzacitacio | true |
Fitxers d'aquest items
Aquest ítem apareix a les col·leccions següents
-
Reports de recerca [13]
-
Reports de recerca [181]