Defeating simple power analysis attacks in cache memories
Document typeConference report
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessRestricted access - publisher's policy
A wide range of attacks that target cache memories in secure systems have been reported in the last half decade. Cold-boot attacks can be thwarted through the recently proposed Interleaved Scrambling Technique (IST). However, side channel attacks like the Simple Power Analysis (SPA) can still circumvent this protection. Error detection and correction codes (EDC/ECC) are employed in memories to increase reliability, but they can also be used to increase the security. This paper proposes to boost the IST with an ECC code in order to create a cache resistant against SPA-attacks. The redundancy provided by the ECC code is used to create confusion by enlarging the search space where the hacker has to look for to find the secret keys.
CitationNeagu, M., Manich, S., Miclea, L. Defeating simple power analysis attacks in cache memories. A: Conference on Design of Circuits and Integrated Systems. "2015 Conference on Design of Circuits and Integrated Systems (DCIS): Estoril, Portugal, November 25-27, 2015". Estoril: Institute of Electrical and Electronics Engineers (IEEE), 2015, p. 1-6.