Built-In Sensor for Signal Integrity Faults in Digital Interconnect Signals
Rights accessOpen Access
Testing of signal integrity (SI) in current high-speed ICs, requires automatic test equipment test resources at the multigigahertz range, normally not available. Furthermore, for most internal nets of state-of-the-art ICs, external speed testing is not possible for the newest technologies. In this paper, on-chip testing for SI faults in digital interconnect signals, using built-in high speed monitors, is proposed. A coherent sampling scheme is used to capture the signal information. Two monitors to test SI violations are proposed: one for undershoots at the high logic level and the other for overshoots at the low logic level. The monitors are capable of detecting small noise pulses and have been extended to test sequentially more than one signal. The cost of the proposed strategy is analyzed in terms of area, delay penalization, and test time. The effects of clock jitter and process variations are analyzed. Experimental results obtained in designed and fabricated circuits show the feasibility of the proposed testing strategy. A good agreement appears between the theoretical analysis, simulation results, and the experimental measurements.
CitationChampac, V.; Avendaño, V.; Figueras, J. Built-In Sensor for Signal Integrity Faults in Digital Interconnect Signals. "IEEE transactions on very large scale integration (VLSI) systems", Febrer 2010, vol. 18, núm. 2, p. 256-269.
Showing items related by title, author, creator and subject.
Sales Llopis, Martí (Universitat Politècnica de Catalunya, 2013-07-15)
Master thesis[ANGLÈS] This document describes the procedure that has been followed to design an electronic system which purpose of functionality is as a processing unit for a digital coherent receiver. Before the design was started, a ...
Rodríguez Montañés, Rosa; Arumi Delgado, Daniel; Figueras Pàmies, Joan (2014)
Restricted access - publisher's policyThrough Silicon Vias (TSVs) are critical elements in three dimensional integrated circuits (3-D ICs) and are susceptible to undergo defects at different stages: during their own fabrication, the bonding stage or during ...
Martorell Cid, Ferran; Pons Solé, Marc; Rubio, Antonio; Moll Echeto, Francisco de Borja (2007-09)
Open AccessThis paper presents a probabilistic approach to model the problem of power supply voltage fluctuations. Error probability calculations are shown for some 90-nm technology digital circuits. The analysis here considered ...