Mostra el registre d'ítem simple

dc.contributor.authorRico Carro, Alejandro
dc.contributor.authorRamírez Bellido, Alejandro
dc.contributor.authorValero Cortés, Mateo
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.date.accessioned2010-04-19T10:59:21Z
dc.date.available2010-04-19T10:59:21Z
dc.date.created2008-09
dc.date.issued2008-09
dc.identifier.citationRico, A.; Ramírez, A.; Valero, M. Task management analysis on the CellBE. A: XIX Jornadas de Paralelismo. "XIX Jornadas de Paralelismo: Castellón, 17, 18 y 19 de Septiembre de 2008". Castelló: 2008, p. 271-276.
dc.identifier.isbn978-84-8021-676-0
dc.identifier.urihttp://hdl.handle.net/2117/6970
dc.description.abstractThere is a clear industrial trend towards chip multiprocessors (CMP) as the most power efficient way of further increasing performance. Heterogeneous CMP architectures take one more step along this power efficiency trend by using multiple types of processors, tailored to the workloads they will execute. Programming these CMP architectures has been identified as one of the main challenges in the near future, and programming heterogeneous systems is even more challenging. High-level programing models which allow the programmer to identify parallel tasks, and the runtime management of the intertask dependencies, have been identified as a suitable model for programming such heterogeneous CMP architectures. In this paper we analyze the performance of Cell Superscalar, a task-based programming model for the Cell architecture, in terms of its scalability to higher number of on-chip processors. Our results show that the low performance of the PPE component limits the scalability of some applications to less than 16 processors. Since the PPE has been identified as the limiting element, we perform a set of simulation studies evaluating the impact of out-of-order execution, and larger caches on the task management overhead.
dc.format.extent6 p.
dc.language.isoeng
dc.subjectÀrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
dc.subject.lcshMultiprocessors
dc.titleTask management analysis on the CellBE
dc.typeConference report
dc.subject.lemacMultiprocessadors
dc.contributor.groupUniversitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
dc.description.peerreviewedPeer Reviewed
dc.rights.accessRestricted access - publisher's policy
local.identifier.drac2415963
dc.description.versionPostprint (published version)
local.citation.authorRico, A.; Ramírez, A.; Valero, M.
local.citation.contributorXIX Jornadas de Paralelismo
local.citation.pubplaceCastelló
local.citation.publicationNameXIX Jornadas de Paralelismo: Castellón, 17, 18 y 19 de Septiembre de 2008
local.citation.startingPage271
local.citation.endingPage276


Fitxers d'aquest items

Imatge en miniatura

Aquest ítem apareix a les col·leccions següents

Mostra el registre d'ítem simple