Enviaments recents

  • Bursty cell stream characterization 

    Solé Pareta, Josep; Domingo Pascual, Jordi; García Vidal, Jorge (1989-01)
    Report de recerca
    Accés obert
    Traffic cell stream generated by a single source (or a single connection traffic cell stream) may be characterized by its mean traffic intensity (or normalized mean cell rate) Ai, but also by its burstiness. "Burstiness ...
  • Traffic burstiness influence on ATM switching behavior 

    Solé Pareta, Josep; Domingo Pascual, Jordi; García Vidal, Jorge (1989-01)
    Report de recerca
    Accés obert
    Traffic studies is an important subject to evaluate the performance of the switching elements in an ATM environment. The main reason is that ATM cell streams have varible bitrate where the maximun peak bitrate can be several ...
  • Uso del simulador SimpleReuse 

    Álvarez Martínez, Carlos; Valero Cortés, Mateo (2005-11)
    Report de recerca
    Accés obert
    Este report explica el funcionamiento del simulador SimpleReuse (una evolución de SimpleScalar y Wattch) para su uso en simulación de reuso de instrucciones o regiones. Este simulador realiza medidas de tiempo, instrucciones ...
  • Predicting multiple streams per cycle 

    Santana Jaria, Oliverio J.; Ramírez Bellido, Alejandro; Valero Cortés, Mateo (2005)
    Report de recerca
    Accés obert
    The next stream predictor is an accurate branch predictor that provides stream level sequencing. Every stream prediction contains a full stream of instructions, that is, a sequence of instructions from the target of a taken ...
  • Implementing kilo-instruction multiprocessors 

    Vallejo, Enrique; Galluzzi, Marco; Cristal Kestelman, Adrián; Vallejo, Fernando; Beivide Palacio, Ramon; Stenström, Per; Smith, James E.; Valero Cortés, Mateo (2005)
    Report de recerca
    Accés obert
    Multiprocessors are coming into wide-spread use in many application areas, yet there are a number of challenges to achieving a good tradeoff between complexity and performance. For example, while implementing memory coherence ...
  • Architectural support for real-time task scheduling in SMT processors 

    Cazorla Almeida, Francisco Javier; Knijnenburg, Peter M.W.; Sakellariou, Rizos; Fernández, Enrique; Ramírez Bellido, Alejandro; Valero Cortés, Mateo (2005)
    Report de recerca
    Accés obert
    In Simultaneous Multithreaded (SMT) architectures most hardware resources are shared between threads. This provides a good cost/performance trade-off which renders these architectures suitable for use in embedded systems. ...
  • Solving multiprocessor drawbacks with kilo-instruction processors 

    Vallejo, Enrique; Galluzzi, Marco; Cristal Kestelman, Adrián; Vallejo, Fernando; Beivide Palacio, Ramon; Stenström, Per; Smith, James E.; Valero Cortés, Mateo (2005)
    Report de recerca
    Accés obert
    Nowadays, a good multiprocessor system design has to deal with many drawbacks in order to achieve a good tradeoff between complexity and performance. For example, while solving problems like coherence and consistency is ...
  • Techniques for enlarging instruction streams 

    Santana Jaria, Oliverio J.; Ramírez Bellido, Alejandro; Valero Cortés, Mateo (2005-03)
    Report de recerca
    Accés obert
    This work presents several techniques for enlarging instruction streams. We call stream to a sequence of instructions from the target of a taken branch to the next taken branch, potentially containing multiple basic blocks. ...
  • QuakeTM: Parallelizing a complex serial application using transactional memory 

    Gajinov, Vladimir; Zyulkyarov, Ferad; Unsal, Osman Sabri; Cristal Kestelman, Adrián; Ayguadé Parra, Eduard; Harris, Tim; Valero Cortés, Mateo (2008-11)
    Report de recerca
    Accés obert
    'Is transactional memory useful?' is the question that cannot be answered until we provide substantial applications that can evaluate its capabilities. While existing TM applications can partially answer the above question, ...
  • WormBench: technical report 

    Zyulkyarov, Ferad Hasanov; Cvijic, Sanja; Unsal, Osman Sabri; Cristal Kestelman, Adrián; Ayguadé Parra, Eduard; Harris, Tim; Valero Cortés, Mateo (2008-08)
    Report de recerca
    Accés obert
    Transactional Memory (TM) is a promising new technology that makes it possible to ease writing multi-threaded applications. Many different TM implementations exist, unfortunately most of those TM systems are currently ...

Mostra'n més