Cerca
Ara es mostren els items 1-10 de 26
APPLE: Adaptive performance-predictable low-energy caches for reliable hybrid voltage operation
(Institute of Electrical and Electronics Engineers (IEEE), 2013)
Text en actes de congrés.
Accés restringit per política de l'editorial
Text en actes de congrés.
Accés restringit per política de l'editorial
Semiconductor technology evolution enables the design of resource-constrained battery-powered ultra-low-cost chips required for new market segments such as environment, urban life and body monitoring. Caches have been shown ...
Cross-stratum orchestration and flexgrid optical networks for datacenter federations
(2013-11)
Article.
Accés restringit per política de l'editorial
Article.
Accés restringit per política de l'editorial
Current inter-data-center connections are configured as static big fat pipes, which entails large bit rate over-provisioning and thus high operational costs for DC operators. On the other hand, network operators cannot ...
Enabling distributed key-value stores with low latency-impact snapshot support
(2013)
Text en actes de congrés.
Accés obert
Text en actes de congrés.
Accés obert
Current distributed key-value stores generally provide greater scalability at the expense of weaker consistency and isolation. However, additional isolation support is becoming increasingly important in the environments ...
Aeneas: A tool to enable applications to effectively use non-relational databases
(Elsevier, 2013)
Text en actes de congrés.
Accés obert
Text en actes de congrés.
Accés obert
Non-relational databases arise as a solution to solve the scalability problems of relational databases when dealing with big data applications. However, they are highly configurable prone to user decisions that can heavily ...
Supercomputing with commodity CPUs: are mobile SoCs ready for HPC?
(Association for Computing Machinery (ACM), 2013)
Text en actes de congrés.
Accés restringit per política de l'editorial
Text en actes de congrés.
Accés restringit per política de l'editorial
In the late 1990s, powerful economic forces led to the adoption of commodity desktop processors in high-performance computing. This transformation has been so effective that the June 2013 TOP500 list is still dominated by ...
Improving performance of all-to-all communication through loop scheduling in PGAS environments
(ACM, 2013)
Text en actes de congrés.
Accés restringit per política de l'editorial
Text en actes de congrés.
Accés restringit per política de l'editorial
An OpenMP* barrier using SIMD instructions for Intel® Xeon Phi™ coprocessor
(Springer, 2013)
Text en actes de congrés.
Accés restringit per política de l'editorial
Text en actes de congrés.
Accés restringit per política de l'editorial
Barrier synchronisation is a widely-studied topic since the supercomputer era due to its significant impact on the overall performance of parallel applications. With the current shift to many-core architectures, such as ...
Framework for a productive performance optimization
(2013-08)
Article.
Accés restringit per política de l'editorial
Article.
Accés restringit per política de l'editorial
Modern supercomputers deliver large computational power, but it is difficult for an application to exploit such power. One factor that limits the application performance is the single node performance. While many performance ...
On the usefulness of object tracking techniques in performance analysis
(Association for Computing Machinery (ACM), 2013)
Text en actes de congrés.
Accés restringit per política de l'editorial
Text en actes de congrés.
Accés restringit per política de l'editorial
Understanding the behavior of a parallel application is crucial if we are to tune it to achieve its maximum performance. Yet the behavior the application exhibits may change over time and depend on the actual execution ...
EcoTM: Conflict-aware economical unbounded hardware transactional memory
(Elsevier, 2013)
Text en actes de congrés.
Accés obert
Text en actes de congrés.
Accés obert
Transactional Memory (TM) is a promising paradigm for parallel programming. TM allows a thread to make a series of memory accesses as a single, atomic, transaction, while avoiding deadlocks, livelocks, and other problems ...