Rights accessRestricted access - publisher's policy
Thanks to the improvements in semiconductor technologies, extreme-scale systems such as teradevices (i.e., composed by 1000 billion of transistors) will enable systems with 1000+ general purpose cores per chip, probably by 2020. Three major challenges have been identified: programmability, manageable architecture design, and reliability. TERAFLUX is a Future and Emerging Technology (FET) large-scale project funded by the European Union, which addresses such challenges at once by leveraging the dataflow principles. This paper describes the project and provides an overview of the research carried out by the TERAFLUX consortium.
CitationSolinas, M. [et al.]. The TERAFLUX Project: Exploiting the dataflow paradigm in next generation teradevices. A: Euromicro Symposium on Digital Systems Design. "16th Euromicro Conference on Digital System Design, DSD 2013: 4-6 September 2013, Santander, Spain: proceedings". Santander: IEEE Computational Intelligence Society, 2013, p. 272-279.
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder. If you wish to make any use of the work not provided for in the law, please contact: firstname.lastname@example.org